{"id":"https://openalex.org/W4410852084","doi":"https://doi.org/10.1109/tvlsi.2025.3572883","title":"A Supply Noise-Insensitive Ring DCO With a Self-Biased Shunt Regulator Array in Wide-Range Digital PLL","display_name":"A Supply Noise-Insensitive Ring DCO With a Self-Biased Shunt Regulator Array in Wide-Range Digital PLL","publication_year":2025,"publication_date":"2025-05-29","ids":{"openalex":"https://openalex.org/W4410852084","doi":"https://doi.org/10.1109/tvlsi.2025.3572883"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2025.3572883","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3572883","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021926110","display_name":"Kyungmin Baek","orcid":null},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kyungmin Baek","raw_affiliation_strings":["Department of Electrical Engineering, Columbia University, New York, NY, USA"],"raw_orcid":"https://orcid.org/0009-0009-9539-4287","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Jiho Kim","orcid":"https://orcid.org/0009-0004-9570-1869"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jiho Kim","raw_affiliation_strings":["School of Electrical Engineering, Hanyang University, Ansan, South Korea"],"raw_orcid":"https://orcid.org/0009-0004-9570-1869","affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Hanyang University, Ansan, South Korea","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028191167","display_name":"Kahyun Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kahyun Kim","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008010401","display_name":"Deog\u2010Kyoon Jeong","orcid":"https://orcid.org/0000-0003-0436-703X"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Deog-Kyoon Jeong","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0003-0436-703X","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037317381","display_name":"Min-Seong Choo","orcid":"https://orcid.org/0000-0002-8638-6332"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Min-Seong Choo","raw_affiliation_strings":["School of Electrical Engineering, Hanyang University, Ansan, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-8638-6332","affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Hanyang University, Ansan, South Korea","institution_ids":["https://openalex.org/I4575257"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5352,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.66341632,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":"33","issue":"8","first_page":"2349","last_page":"2353"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12146","display_name":"Power Line Communications and Noise","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9925000071525574,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7242318987846375},{"id":"https://openalex.org/keywords/regulator","display_name":"Regulator","score":0.7110595703125},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.373664915561676},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.3250502347946167},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2642233371734619},{"id":"https://openalex.org/keywords/biology","display_name":"Biology","score":0.1354166567325592}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7242318987846375},{"id":"https://openalex.org/C6929976","wikidata":"https://www.wikidata.org/wiki/Q3771881","display_name":"Regulator","level":3,"score":0.7110595703125},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.373664915561676},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.3250502347946167},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2642233371734619},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.1354166567325592},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3572883","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3572883","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.800000011920929,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G2691358094","display_name":null,"funder_award_id":"RS-2024-00339543","funder_id":"https://openalex.org/F4320329801","funder_display_name":"Shenzhen Research and Development Program"}],"funders":[{"id":"https://openalex.org/F4320329801","display_name":"Shenzhen Research and Development Program","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1965272013","https://openalex.org/W1972734901","https://openalex.org/W2093232112","https://openalex.org/W2127624169","https://openalex.org/W2157407867","https://openalex.org/W2288499521","https://openalex.org/W2567368644","https://openalex.org/W2741697073","https://openalex.org/W2743479810","https://openalex.org/W2772357010","https://openalex.org/W2810694659","https://openalex.org/W2961088119","https://openalex.org/W3140513574","https://openalex.org/W3208301119","https://openalex.org/W4212787522","https://openalex.org/W4225638457","https://openalex.org/W4312036184","https://openalex.org/W4319431974"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W2097523295","https://openalex.org/W2354064740","https://openalex.org/W2474043983","https://openalex.org/W2566880546","https://openalex.org/W2544336511","https://openalex.org/W2144737022","https://openalex.org/W1978186604","https://openalex.org/W2124954209","https://openalex.org/W4225994594"],"abstract_inverted_index":{"This":[0],"brief":[1],"proposes":[2],"a":[3,9,36],"digital":[4,70],"phase-locked":[5],"loop":[6,71],"(DPLL)":[7],"with":[8],"power":[10,56,153],"supply":[11,57,94,103],"noise":[12,58,104],"(PSN)":[13],"regulated":[14],"ring-type":[15],"digitally":[16,44],"controlled":[17,45],"oscillator":[18],"(DCO)":[19],"using":[20],"an":[21,125],"nMOS":[22,28,86,100],"shunt":[23],"regulator":[24,145],"array.":[25,87],"The":[26,88,151,170],"proposed":[27,55,171],"array":[29,101],"dynamically":[30],"detects":[31],"the":[32,39,43,50,54,65,69,77,81,85,93,96,99,107,111,121,140,144,159,189],"PSN":[33,40],"and":[34,95,155,164,179,186],"creates":[35],"pathway,":[37],"channeling":[38],"forwarded":[41],"through":[42],"resistor":[46],"(DCR)":[47],"directly":[48],"to":[49,105,113],"ground.":[51],"To":[52],"support":[53],"compensation":[59],"(PNC)":[60],"technique":[61],"in":[62,117],"wide-range":[63],"operation,":[64],"output":[66],"bits":[67],"from":[68],"filter":[72],"(DLF)":[73],"control":[74],"not":[75],"only":[76,176],"DCR":[78],"but":[79],"also":[80],"total":[82,152],"transconductance":[83],"of":[84,98,128,158,188],"supply-sensing":[89],"amplifier":[90],"(SSA)":[91],"between":[92],"gates":[97],"amplifies":[102],"lower":[106],"voltage":[108],"headroom,":[109],"allowing":[110],"DCO":[112],"run":[114],"faster.":[115],"Fabricated":[116],"40-nm":[118],"CMOS":[119],"technology,":[120],"prototype":[122],"DPLL":[123,160],"demonstrates":[124],"rms":[126,141],"jitter":[127,142],"1.27":[129],"ps":[130],"under":[131],"1":[132],"MHz,":[133],"20-mV<sub":[134],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[135,167,182],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">PP</sub>":[136],"sinusoidal":[137],"noise,":[138],"while":[139],"without":[143],"is":[146],"measured":[147],"as":[148],"3.26":[149],"ps.":[150],"consumption":[154],"area":[156],"occupation":[157],"are":[161],"13.5":[162],"mW":[163,178],"0.066":[165],"mm<sup":[166,181],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>,":[168,183],"respectively.":[169,191],"scheme":[172],"for":[173],"PNC":[174],"contributes":[175],"1.90":[177],"0.0017":[180],"representing":[184],"14.1%":[185],"2.8%":[187],"total,":[190]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}