{"id":"https://openalex.org/W4410614342","doi":"https://doi.org/10.1109/tvlsi.2025.3566949","title":"<i>S</i> <sup>3</sup>A-NPU: A High-Performance Hardware Accelerator for Spiking Self-Supervised Learning With Dynamic Adaptive Memory Optimization","display_name":"<i>S</i> <sup>3</sup>A-NPU: A High-Performance Hardware Accelerator for Spiking Self-Supervised Learning With Dynamic Adaptive Memory Optimization","publication_year":2025,"publication_date":"2025-05-22","ids":{"openalex":"https://openalex.org/W4410614342","doi":"https://doi.org/10.1109/tvlsi.2025.3566949"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2025.3566949","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3566949","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/tvlsi.2025.3566949","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019182663","display_name":"Heuijee Yun","orcid":null},"institutions":[{"id":"https://openalex.org/I31419693","display_name":"Kyungpook National University","ror":"https://ror.org/040c17130","country_code":"KR","type":"education","lineage":["https://openalex.org/I31419693"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Heuijee Yun","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, Kyungpook National University, Daegu, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, Kyungpook National University, Daegu, Republic of Korea","institution_ids":["https://openalex.org/I31419693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030304824","display_name":"Daejin Park","orcid":"https://orcid.org/0000-0002-5560-873X"},"institutions":[{"id":"https://openalex.org/I31419693","display_name":"Kyungpook National University","ror":"https://ror.org/040c17130","country_code":"KR","type":"education","lineage":["https://openalex.org/I31419693"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Daejin Park","raw_affiliation_strings":["School of Electronics Engineering, Kyungpook National University, Daegu, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, Kyungpook National University, Daegu, Republic of Korea","institution_ids":["https://openalex.org/I31419693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5019182663"],"corresponding_institution_ids":["https://openalex.org/I31419693"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09403354,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"33","issue":"7","first_page":"1886","last_page":"1898"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.61592698097229},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4945039451122284},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47453153133392334},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.32957544922828674}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.61592698097229},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4945039451122284},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47453153133392334},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.32957544922828674}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3566949","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3566949","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tvlsi.2025.3566949","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3566949","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.49000000953674316,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G2234619236","display_name":null,"funder_award_id":"2022-0-01170","funder_id":"https://openalex.org/F4320335489","funder_display_name":"Institute for Information and Communications Technology Promotion"},{"id":"https://openalex.org/G2517757161","display_name":null,"funder_award_id":"RS-2018-NR031059","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"},{"id":"https://openalex.org/G3369221025","display_name":null,"funder_award_id":"RS-2023-00228970","funder_id":"https://openalex.org/F4320335489","funder_display_name":"Institute for Information and Communications Technology Promotion"},{"id":"https://openalex.org/G6073461530","display_name":null,"funder_award_id":"RS-2025-02218227","funder_id":"https://openalex.org/F4320335489","funder_display_name":"Institute for Information and Communications Technology Promotion"}],"funders":[{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"},{"id":"https://openalex.org/F4320335489","display_name":"Institute for Information and Communications Technology Promotion","ror":"https://ror.org/01g0hqq23"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W2954996726","https://openalex.org/W3009107341","https://openalex.org/W3111617521","https://openalex.org/W3129643976","https://openalex.org/W3166947214","https://openalex.org/W3167888193","https://openalex.org/W3170967170","https://openalex.org/W3171419617","https://openalex.org/W3203308222","https://openalex.org/W3208650852","https://openalex.org/W3214146924","https://openalex.org/W3217488171","https://openalex.org/W4221160099","https://openalex.org/W4226340880","https://openalex.org/W4283749998","https://openalex.org/W4285144618","https://openalex.org/W4285247025","https://openalex.org/W4291910404","https://openalex.org/W4303446337","https://openalex.org/W4319866562","https://openalex.org/W4379471878","https://openalex.org/W4380359050","https://openalex.org/W4385482698","https://openalex.org/W4387409844","https://openalex.org/W4387849027","https://openalex.org/W4389240345","https://openalex.org/W4393140379","https://openalex.org/W4394624419","https://openalex.org/W4400832419","https://openalex.org/W4401413982","https://openalex.org/W4402727872","https://openalex.org/W4404035294","https://openalex.org/W6796939779","https://openalex.org/W6797854001","https://openalex.org/W6801662772","https://openalex.org/W6840495885"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052"],"abstract_inverted_index":{"Spiking":[0],"self-supervised":[1,49,210],"learning":[2],"(SSL)":[3],"has":[4,182],"become":[5],"prevalent":[6],"for":[7,67,105,124,175,240],"low":[8],"power":[9],"consumption":[10],"and":[11,31,84,101,179,228,268],"low-latency":[12],"properties,":[13],"as":[14,16,206],"well":[15],"the":[17,28,46,82,88,125,129,139,154,172,207,245,269],"ability":[18],"to":[19,37,39,148,218],"learn":[20],"from":[21],"large":[22],"quantities":[23],"of":[24,90,143,247],"unlabeled":[25],"data.":[26],"However,":[27],"computational":[29,113,150,195],"intensity":[30],"resource":[32,196],"requirements":[33],"are":[34,109],"significant":[35],"challenges":[36],"apply":[38],"accelerators.":[40],"In":[41],"this":[42],"article,":[43],"we":[44],"propose":[45],"scalable,":[47],"spiking":[48,68,144,165,209,248],"learning,":[50],"streamline":[51],"optimization":[52,192],"accelerator":[53,66],"(<inline-formula":[54],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[55,187,275],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[56,188,276],"<tex-math":[57,189,277],"notation=\"LaTeX\">$S^{3}$</tex-math>":[58,190],"</inline-formula>A)-neural":[59],"processing":[60,121],"unit":[61],"(NPU),":[62],"a":[63,134,162,200,258,262],"highly":[64,214,238],"optimized":[65],"SSL":[69,130,249],"models.":[70],"This":[71,235],"architecture":[72],"minimizes":[73],"memory":[74,96],"access":[75,232],"by":[76,81],"leveraging":[77],"input":[78],"data":[79,91,106,141],"provided":[80],"user":[83],"optimizes":[85],"computation":[86,216],"through":[87],"maximization":[89],"reuse.":[92],"By":[93],"dynamically":[94],"optimizing":[95],"based":[97],"on":[98,156,171,251,257],"model":[99,169],"characteristics":[100],"implementing":[102],"specialized":[103],"operations":[104],"preprocessing,":[107],"which":[108],"critical":[110],"in":[111,128,199,203,244],"SSL,":[112],"efficiency":[114],"can":[115],"be":[116],"significantly":[117,193],"improved.":[118],"The":[119],"parallel":[120],"lanes":[122],"account":[123],"two":[126],"encoders":[127],"architecture,":[131],"combined":[132],"with":[133],"pipelined":[135],"structure":[136],"that":[137],"considers":[138],"temporal":[140],"accumulation":[142],"neural":[145],"networks":[146],"(SNNs)":[147],"enhance":[149],"efficiency.":[151],"We":[152,254],"evaluate":[153],"design":[155,265,270],"field-programmable":[157],"gate":[158],"array":[159],"(FPGA),":[160],"where":[161],"16-bit":[163],"quantized":[164],"residual":[166],"network":[167],"(ResNet)":[168],"trained":[170],"Canadian":[173],"Institute":[174],"Advanced":[176],"Research":[177],"(CIFAR)":[178],"MNIST":[180],"dataset":[181],"top":[183],"94.08%":[184],"accuracy.":[185],"<inline-formula":[186,274],"</inline-formula>A-NPU":[191],"improved":[194],"utilization,":[197],"resulting":[198],"25%":[201],"reduction":[202],"latency.":[204],"Moreover,":[205],"first":[208],"accelerator,":[211],"it":[212,237,256],"demonstrated":[213],"efficient":[215],"compared":[217],"existing":[219],"accelerators,":[220],"utilizing":[221],"only":[222],"29k":[223],"look":[224],"up":[225],"tables":[226],"(LUTs)":[227],"eight":[229],"block":[230],"random":[231],"memories":[233],"(BRAMs).":[234],"makes":[236],"suitable":[239],"resource-constrained":[241],"applications,":[242],"particularly":[243],"context":[246],"models":[250],"edge":[252],"devices.":[253],"implemented":[255],"silicon":[259],"chip":[260],"using":[261],"130-nm":[263],"process":[264],"kit":[266],"(PDK),":[267],"was":[271],"less":[272],"than":[273],"notation=\"LaTeX\">$1~\\text":[278],"{cm}^{2}$</tex-math>":[279],"</inline-formula>.":[280]},"counts_by_year":[],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}