{"id":"https://openalex.org/W4410639298","doi":"https://doi.org/10.1109/tvlsi.2025.3566739","title":"A Sub-0.9-ps Static Phase Offset 500 MHz Delay-Locked Loop With a Large Gain Phase Detector","display_name":"A Sub-0.9-ps Static Phase Offset 500 MHz Delay-Locked Loop With a Large Gain Phase Detector","publication_year":2025,"publication_date":"2025-05-23","ids":{"openalex":"https://openalex.org/W4410639298","doi":"https://doi.org/10.1109/tvlsi.2025.3566739"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2025.3566739","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3566739","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100442541","display_name":"Jingjing Liu","orcid":"https://orcid.org/0000-0001-5285-4997"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jingjing Liu","raw_affiliation_strings":["School of Electronics and Communication Engineering, Sun Yat-sen University, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Communication Engineering, Sun Yat-sen University, Shenzhen, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101286086","display_name":"Ruihuang Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ruihuang Wu","raw_affiliation_strings":["School of Electronics and Communication Engineering, Sun Yat-sen University, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Communication Engineering, Sun Yat-sen University, Shenzhen, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108920168","display_name":"Haoning Sun","orcid":null},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haoning Sun","raw_affiliation_strings":["School of Electronics and Communication Engineering, Sun Yat-sen University, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Communication Engineering, Sun Yat-sen University, Shenzhen, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102699157","display_name":"Bingjun Xiong","orcid":null},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bingjun Xiong","raw_affiliation_strings":["School of Electronics and Communication Engineering, Sun Yat-sen University, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Communication Engineering, Sun Yat-sen University, Shenzhen, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100662276","display_name":"Feng Yan","orcid":"https://orcid.org/0009-0004-6963-2302"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Feng Yan","raw_affiliation_strings":["School of Electronics and Communication Engineering, Sun Yat-sen University, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Communication Engineering, Sun Yat-sen University, Shenzhen, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020342523","display_name":"Kangkang Sun","orcid":"https://orcid.org/0000-0001-9216-339X"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kangkang Sun","raw_affiliation_strings":["School of Electronics and Communication Engineering, Sun Yat-sen University, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Communication Engineering, Sun Yat-sen University, Shenzhen, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100344743","display_name":"Zhipeng Li","orcid":"https://orcid.org/0000-0002-7913-7012"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhipeng Li","raw_affiliation_strings":["School of Electronics and Communication Engineering, Sun Yat-sen University, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Communication Engineering, Sun Yat-sen University, Shenzhen, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102879698","display_name":"Jian Guan","orcid":"https://orcid.org/0000-0001-8684-8106"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jian Guan","raw_affiliation_strings":["School of Electronics and Communication Engineering, Sun Yat-sen University, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Communication Engineering, Sun Yat-sen University, Shenzhen, China","institution_ids":["https://openalex.org/I157773358"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5100442541"],"corresponding_institution_ids":["https://openalex.org/I157773358"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09473409,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"33","issue":"8","first_page":"2143","last_page":"2152"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9894000291824341,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.984499990940094,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.6621573567390442},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.5982691049575806},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.5392774939537048},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.5176311135292053},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5005826950073242},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.4907265901565552},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4692651629447937},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3923429846763611},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.39015787839889526},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3555154800415039},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.35461050271987915},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.2884089946746826},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.28030019998550415},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.2332177460193634},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0908001959323883},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.0693216621875763}],"concepts":[{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.6621573567390442},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.5982691049575806},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.5392774939537048},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.5176311135292053},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5005826950073242},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.4907265901565552},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4692651629447937},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3923429846763611},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.39015787839889526},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3555154800415039},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.35461050271987915},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.2884089946746826},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.28030019998550415},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.2332177460193634},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0908001959323883},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0693216621875763},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3566739","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3566739","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7900000214576721,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G137698199","display_name":null,"funder_award_id":"62174181","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1498873065","https://openalex.org/W2001078510","https://openalex.org/W2039207251","https://openalex.org/W2054446498","https://openalex.org/W2102650020","https://openalex.org/W2122564317","https://openalex.org/W2337531362","https://openalex.org/W2343144621","https://openalex.org/W2589504536","https://openalex.org/W2599820220","https://openalex.org/W2727227226","https://openalex.org/W2754812974","https://openalex.org/W2917265214","https://openalex.org/W2943292619","https://openalex.org/W3008397091","https://openalex.org/W3091474853","https://openalex.org/W3120099006","https://openalex.org/W3165875628"],"related_works":["https://openalex.org/W2353997301","https://openalex.org/W2354050524","https://openalex.org/W2898479400","https://openalex.org/W1502047864","https://openalex.org/W2295601265","https://openalex.org/W2148370333","https://openalex.org/W3177439118","https://openalex.org/W1990401855","https://openalex.org/W2533878492","https://openalex.org/W4385624389"],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"an":[3,70,139],"analog":[4],"delay-locked":[5],"loop":[6],"(DLL)":[7],"designed":[8],"for":[9],"high-precision":[10],"measurement":[11],"applications,":[12],"featuring":[13],"low":[14,152],"static":[15],"phase":[16,38,51,103],"offset":[17],"(SPO)":[18],"and":[19,28,35,107,120,160,167,172],"fast":[20],"locking":[21,114,123],"speed,":[22],"such":[23],"as":[24],"time-to-digital":[25],"converters":[26,30],"(TDCs)":[27],"analog-to-digital":[29],"(ADCs).":[31],"A":[32],"large":[33,102],"gain":[34],"dead-zone":[36],"free":[37],"detector":[39,105],"(PD)":[40],"is":[41],"proposed.":[42],"When":[43],"the":[44,47,50,54,59,75,79,82,96,112,122,136,161],"DLL":[45,84,137],"reaches":[46],"locked":[48],"state,":[49],"error":[52],"between":[53],"two":[55],"input":[56],"signals":[57],"of":[58,81,100,141,155],"PD":[60],"can":[61,85],"be":[62,86,90],"reduced":[63,88],"to":[64,74,89,116],"0.53":[65],"ps":[66],"(0.095\u00b0),":[67],"which":[68],"has":[69],"18-time":[71],"improvement":[72],"compared":[73],"conventional":[76],"DLL.":[77],"Therefore,":[78],"SPO":[80],"entire":[83],"effectively":[87],"less":[91],"than":[92],"0.87":[93],"ps.":[94],"Furthermore,":[95],"auxiliary":[97],"circuit,":[98],"consisting":[99],"a":[101,130],"difference":[104],"(LPDD)":[106],"fast-adjusting":[108],"branches":[109],"(FABs),":[110],"accelerates":[111],"DLL\u2019s":[113],"process":[115],"42":[117],"clock":[118],"cycles":[119],"improves":[121],"speed":[124],"by":[125,129],"4.1":[126],"times.":[127],"Designed":[128],"standard":[131],"180":[132],"nm":[133],"CMOS":[134],"technology,":[135],"occupies":[138],"area":[140],"<inline-formula":[142],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[143],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[144],"<tex-math":[145],"notation=\"LaTeX\">$106.1\\times":[146],"93.3~\\mu":[147],"$</tex-math>":[148],"</inline-formula>m.":[149],"It":[150],"achieves":[151],"power":[153],"consumption":[154],"1.89mW":[156],"at":[157],"500":[158],"MHz,":[159],"root":[162],"mean":[163],"square":[164],"(rms)":[165],"jitter":[166,169],"P-P":[168],"are":[170],"1.01":[171],"6.26":[173],"ps,":[174],"respectively.":[175]},"counts_by_year":[],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}