{"id":"https://openalex.org/W4410114563","doi":"https://doi.org/10.1109/tvlsi.2025.3563386","title":"A 4.447 mW at 100 MHz and 49.62% Uniqueness XNOR\u2013XOR RO PUF ASIC Using 180-nm CMOS Process for IoT Security Applications","display_name":"A 4.447 mW at 100 MHz and 49.62% Uniqueness XNOR\u2013XOR RO PUF ASIC Using 180-nm CMOS Process for IoT Security Applications","publication_year":2025,"publication_date":"2025-05-06","ids":{"openalex":"https://openalex.org/W4410114563","doi":"https://doi.org/10.1109/tvlsi.2025.3563386"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2025.3563386","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3563386","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077220045","display_name":"Chua\u2010Chin Wang","orcid":"https://orcid.org/0000-0002-2426-2879"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chua-Chin Wang","raw_affiliation_strings":["Department of Electrical Engineering, National Sun Yat-sen University (NSYSU), Kaohsiung, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-2426-2879","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Sun Yat-sen University (NSYSU), Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066417820","display_name":"Pradyumna Vellanki","orcid":"https://orcid.org/0009-0000-0768-188X"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Pradyumna Vellanki","raw_affiliation_strings":["Department of Electrical Engineering, National Sun Yat-sen University (NSYSU), Kaohsiung, Taiwan"],"raw_orcid":"https://orcid.org/0009-0000-0768-188X","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Sun Yat-sen University (NSYSU), Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102943033","display_name":"Jianjie Chen","orcid":"https://orcid.org/0000-0002-7237-2095"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jian-Jie Chen","raw_affiliation_strings":["Department of Electrical Engineering, National Sun Yat-sen University (NSYSU), Kaohsiung, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Sun Yat-sen University (NSYSU), Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069376404","display_name":"Ralph Gerard B. Sangalang","orcid":"https://orcid.org/0000-0002-4120-382X"},"institutions":[{"id":"https://openalex.org/I3516337","display_name":"Batangas State University","ror":"https://ror.org/019en2y21","country_code":"PH","type":"education","lineage":["https://openalex.org/I3516337"]}],"countries":["PH"],"is_corresponding":false,"raw_author_name":"Ralph B. Gerard Sangalang","raw_affiliation_strings":["Department of Electronics Engineering and the Electronic Systems Research Center, Batangas State University, The National Engineering University, Alangilan, Batangas City, Philippines"],"raw_orcid":"https://orcid.org/0000-0002-4120-382X","affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering and the Electronic Systems Research Center, Batangas State University, The National Engineering University, Alangilan, Batangas City, Philippines","institution_ids":["https://openalex.org/I3516337"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0704,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.77149931,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":"33","issue":"10","first_page":"2620","last_page":"2629"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.9153264164924622},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7003074884414673},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6061886548995972},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4818659722805023},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4571509063243866},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4292450249195099},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.2909730076789856},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.2691780924797058},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.12400886416435242},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08468064665794373},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.06240573525428772}],"concepts":[{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.9153264164924622},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7003074884414673},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6061886548995972},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4818659722805023},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4571509063243866},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4292450249195099},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2909730076789856},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.2691780924797058},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.12400886416435242},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08468064665794373},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.06240573525428772},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3563386","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3563386","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2088455835","https://openalex.org/W2130351941","https://openalex.org/W2749093550","https://openalex.org/W2900500071","https://openalex.org/W3082249069","https://openalex.org/W3093590942","https://openalex.org/W3094312506","https://openalex.org/W3113072632","https://openalex.org/W3157106657","https://openalex.org/W3177050398","https://openalex.org/W3186471288","https://openalex.org/W4226146569","https://openalex.org/W4312269427","https://openalex.org/W4319430841","https://openalex.org/W4390141816"],"related_works":["https://openalex.org/W2108719777","https://openalex.org/W2910771446","https://openalex.org/W2966758645","https://openalex.org/W2122693377","https://openalex.org/W2559054477","https://openalex.org/W4320854861","https://openalex.org/W2763203754","https://openalex.org/W3048955117","https://openalex.org/W2532170798","https://openalex.org/W2166656370"],"abstract_inverted_index":{"Physical":[0],"unclonable":[1],"functions":[2],"(PUFs)":[3],"are":[4,24,47],"increasingly":[5],"recognized":[6],"as":[7],"a":[8,52,77,111,123,153,158],"key":[9],"technology":[10],"for":[11,65],"enhancing":[12],"hardware":[13],"and":[14,43,55,90,93,109,137,157],"the":[15,66,71,96,100],"Internet":[16],"of":[17,151,155,160],"Things":[18],"(IoT)":[19],"security.":[20],"The":[21,126,139],"IoT":[22,67],"devices":[23],"often":[25],"plagued":[26],"by":[27],"weak":[28],"security":[29,45,68],"measures,":[30],"making":[31],"them":[32],"susceptible":[33],"to":[34],"various":[35],"external":[36],"threats.":[37],"To":[38],"address":[39],"these":[40],"vulnerabilities,":[41],"robust":[42],"reliable":[44,54],"solutions":[46],"critical.":[48],"This":[49,106],"study":[50],"introduces":[51],"highly":[53],"low-power":[56],"PUF":[57,121,146],"application-specific":[58],"integrated":[59],"circuit":[60],"(ASIC)":[61],"design":[62,73],"specifically":[63],"designed":[64,92],"applications.":[69],"Initially,":[70],"proposed":[72],"is":[74,129],"deployed":[75],"on":[76,104,162],"Xilinx":[78],"ZYNQ":[79],"7000":[80],"field-programmable":[81],"gate":[82],"array":[83],"(FPGA)":[84],"board":[85],"operating":[86],"at":[87],"100":[88],"MHz":[89],"later":[91],"fabricated":[94],"using":[95,131],"Cadence":[97],"Innovus":[98],"in":[99],"180-nm":[101],"CMOS":[102],"process":[103],"silicon.":[105,163],"work":[107],"presents":[108],"evaluates":[110],"novel":[112],"<sc":[113,140],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[114,116,141,143],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">xnor</small>\u2013<sc":[115,142],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">xor</small>":[117,144],"ring":[118],"oscillator":[119],"(RO)":[120],"with":[122],"configurable":[124],"frequency.":[125],"design\u2019s":[127],"performance":[128],"analyzed":[130],"statistical":[132],"metrics,":[133],"including":[134],"reliability,":[135],"uniqueness,":[136],"uniformity.":[138],"RO":[145],"ASIC":[147],"demonstrates":[148],"max":[149],"reliability":[150],"91.92%,":[152],"uniqueness":[154],"49.62%,":[156],"uniformity":[159],"50.19%":[161]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}