{"id":"https://openalex.org/W4410852087","doi":"https://doi.org/10.1109/tvlsi.2025.3553538","title":"Synthesis of Analog and Mixed-Signal Circuits on a Programmable Array","display_name":"Synthesis of Analog and Mixed-Signal Circuits on a Programmable Array","publication_year":2025,"publication_date":"2025-05-29","ids":{"openalex":"https://openalex.org/W4410852087","doi":"https://doi.org/10.1109/tvlsi.2025.3553538"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2025.3553538","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3553538","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Ziyi Chen","orcid":"https://orcid.org/0009-0009-8098-7282"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ziyi Chen","raw_affiliation_strings":["Electrical and Computer Engineering Department, Drexel University, Laurel, PA, USA"],"raw_orcid":"https://orcid.org/0009-0009-8098-7282","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Drexel University, Laurel, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059641297","display_name":"Ioannis Savidis","orcid":"https://orcid.org/0000-0003-4230-1795"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ioannis Savidis","raw_affiliation_strings":["Electrical and Computer Engineering Department, Drexel University, Laurel, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Drexel University, Laurel, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I72816309"],"apc_list":null,"apc_paid":null,"fwci":0.6613,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.63655975,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":97},"biblio":{"volume":"33","issue":"7","first_page":"1920","last_page":"1933"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.7066356539726257},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4911825358867645},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4907616078853607},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.435842901468277},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.42736801505088806},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3444490432739258},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2765052616596222},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19054818153381348}],"concepts":[{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.7066356539726257},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4911825358867645},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4907616078853607},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.435842901468277},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.42736801505088806},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3444490432739258},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2765052616596222},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19054818153381348},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3553538","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3553538","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.49000000953674316,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G6226281181","display_name":null,"funder_award_id":"N00014-22-1-2071","funder_id":"https://openalex.org/F4320337345","funder_display_name":"Office of Naval Research"}],"funders":[{"id":"https://openalex.org/F4320337345","display_name":"Office of Naval Research","ror":"https://ror.org/00rk2pe57"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1975936798","https://openalex.org/W1984546271","https://openalex.org/W1985745236","https://openalex.org/W2012907767","https://openalex.org/W2012962664","https://openalex.org/W2069506708","https://openalex.org/W2092330486","https://openalex.org/W2104794633","https://openalex.org/W2115129967","https://openalex.org/W2118249063","https://openalex.org/W2253818459","https://openalex.org/W2328646269","https://openalex.org/W2343850787","https://openalex.org/W2587153312","https://openalex.org/W2590309679","https://openalex.org/W2765259813","https://openalex.org/W2768102440","https://openalex.org/W2770055954","https://openalex.org/W3045972127","https://openalex.org/W3081313334","https://openalex.org/W3106996514","https://openalex.org/W3116702687","https://openalex.org/W3145367276","https://openalex.org/W4200594125","https://openalex.org/W4226088361","https://openalex.org/W4280544428","https://openalex.org/W4281774313","https://openalex.org/W4311807290","https://openalex.org/W4312415459","https://openalex.org/W4313164032","https://openalex.org/W4384388020","https://openalex.org/W4390776940","https://openalex.org/W4391696986","https://openalex.org/W4400230053"],"related_works":["https://openalex.org/W2155285526","https://openalex.org/W2007222089","https://openalex.org/W4242258007","https://openalex.org/W2394022884","https://openalex.org/W1924227955","https://openalex.org/W2185815555","https://openalex.org/W2071235072","https://openalex.org/W1493881961","https://openalex.org/W2128579103","https://openalex.org/W2375192119"],"abstract_inverted_index":{"In":[0,111],"this":[1],"article,":[2],"a":[3,45,123,139,161,175,178,181,185,200,207,216,226,240,258,290],"novel":[4],"field-programmable":[5],"analog":[6,18,40,92,190],"array":[7],"(FPAA)":[8],"has":[9],"been":[10],"developed":[11,88,126],"for":[12,57,106,289],"the":[13,58,95,100,107,115,121,131,149,171,196],"configurable":[14,47],"implementation":[15],"of":[16,37,60,109,117,158,219,230,242,260,268,271,287,293],"various":[17],"circuits.":[19,62,83],"The":[20,33,152,166,188,211,236,251,280],"proposed":[21,153],"architecture":[22],"not":[23],"only":[24],"supports":[25],"system-level":[26],"reconfiguration":[27],"but":[28],"also":[29],"enables":[30],"transistor-level":[31],"programmability.":[32],"FPAA":[34,96,150,154,172,197],"is":[35,87,125],"comprised":[36],"a$3\\times":[38],"4$configurable":[39],"block":[41,49],"(CAB)":[42],"array,":[43],"with":[44],"single":[46],"logic":[48],"(CLB)":[50],"added":[51],"to":[52,55,77,113,135,144,222,233],"each":[53],"column":[54],"allow":[56],"programming":[59],"digital":[61],"Passive":[63],"devices,":[64],"including":[65],"programmable":[66,227],"capacitors":[67],"and":[68,70,81,103,184,191,206,225,263],"resistors,":[69],"active":[71],"transistor":[72],"pairs":[73],"(TPs),":[74],"are":[75,142],"utilized":[76],"implement":[78],"both":[79],"continuous-time":[80,182],"discrete-time":[82],"A":[84],"placement":[85],"algorithm":[86],"that":[89,127],"efficiently":[90],"maps":[91],"circuits":[93,168,193],"onto":[94],"fabric":[97,173,198],"by":[98],"finding":[99],"optimal":[101],"vertical":[102,133],"horizontal":[104],"locations":[105],"assignment":[108],"transistors.":[110],"addition,":[112],"reduce":[114],"complexity":[116],"placing":[118],"devices":[119,146],"on":[120,148,170,195],"fabric,":[122],"technique":[124],"matches":[128],"TPs":[129],"in":[130,138],"same":[132],"level":[134],"predefined":[136],"topologies":[137],"library.":[140],"Routers":[141],"included":[143],"connect":[145],"implemented":[147,169,194,252],"fabric.":[151],"occupies":[155],"an":[156,265,275,285],"area":[157],"4":[159],"mm2in":[160],"TSMC":[162],"65-nm":[163],"fabrication":[164],"process.":[165],"smaller":[167],"include":[174,199],"folded-cascode":[176,213],"amplifier,":[177],"strongArm":[179],"comparator,":[180],"integrator,":[183],"switch-capacitor":[186],"integrator.":[187],"larger":[189],"mixed-signal":[192],"four-stage":[201],"pipeline":[202,282],"analog-to-digital":[203],"converter":[204],"(ADC)":[205],"first-order":[208,253],"delta-sigma":[209,254],"modulator.":[210],"programmed":[212],"amplifier":[214],"exhibits":[215],"tunable":[217],"gain":[218],"28.3":[220],"dB":[221,224],"34.8":[223],"3-dB":[228],"bandwidth":[229],"3.3":[231],"MHz":[232,262],"5.3":[234],"MHz.":[235,295],"configured":[237,281],"comparator":[238],"provides":[239,264,284],"resolution":[241],"less":[243],"than":[244],"3":[245],"mV":[246],"when":[247,273],"comparing":[248],"two":[249],"signals.":[250],"modulator":[255],"operates":[256],"at":[257],"frequency":[259,292],"15":[261,294],"effective":[266],"number":[267],"bits":[269],"(ENOBs)":[270],"6.8":[272],"utilizing":[274],"oversampling":[276],"ratio":[277],"of$128\\times":[278],"$.":[279],"ADC":[283],"ENOB":[286],"3.7":[288],"sampling":[291]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}