{"id":"https://openalex.org/W4408182316","doi":"https://doi.org/10.1109/tvlsi.2025.3543352","title":"RVSLH: Acceleration of Postquantum Standard SLH-DSA With Customized RISC-V Processor","display_name":"RVSLH: Acceleration of Postquantum Standard SLH-DSA With Customized RISC-V Processor","publication_year":2025,"publication_date":"2025-03-06","ids":{"openalex":"https://openalex.org/W4408182316","doi":"https://doi.org/10.1109/tvlsi.2025.3543352"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2025.3543352","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3543352","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022561121","display_name":"Zewen Ye","orcid":"https://orcid.org/0000-0003-3623-3554"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zewen Ye","raw_affiliation_strings":["College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China"],"raw_orcid":"https://orcid.org/0000-0003-3623-3554","affiliations":[{"raw_affiliation_string":"College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100354095","display_name":"Xin Li","orcid":"https://orcid.org/0009-0007-1756-9286"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xin Li","raw_affiliation_strings":["College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009156456","display_name":"Chuhui Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chuhui Wang","raw_affiliation_strings":["College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077847474","display_name":"Ray C. C. Cheung","orcid":"https://orcid.org/0000-0002-6764-0729"},"institutions":[{"id":"https://openalex.org/I168719708","display_name":"City University of Hong Kong","ror":"https://ror.org/03q8dnn23","country_code":"HK","type":"education","lineage":["https://openalex.org/I168719708"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Ray C. C. Cheung","raw_affiliation_strings":["Department of Electrical Engineering, City University of Hong Kong, Hong Kong, China"],"raw_orcid":"https://orcid.org/0000-0002-6764-0729","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, City University of Hong Kong, Hong Kong, China","institution_ids":["https://openalex.org/I168719708"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091073331","display_name":"Kejie Huang","orcid":"https://orcid.org/0000-0003-3722-9979"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kejie Huang","raw_affiliation_strings":["College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China"],"raw_orcid":"https://orcid.org/0000-0003-3722-9979","affiliations":[{"raw_affiliation_string":"College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":8.3979,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.97009114,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":"33","issue":"7","first_page":"1999","last_page":"2003"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.6877264976501465},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5864664316177368},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4926913380622864},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.4664767384529114},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37446919083595276},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.33358845114707947},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32310327887535095},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.32233160734176636},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1739654839038849}],"concepts":[{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.6877264976501465},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5864664316177368},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4926913380622864},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.4664767384529114},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37446919083595276},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.33358845114707947},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32310327887535095},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.32233160734176636},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1739654839038849},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3543352","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3543352","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G1064330262","display_name":null,"funder_award_id":"2022YFB4400704","funder_id":"https://openalex.org/F4320321920","funder_display_name":"Innovation and Technology Commission"},{"id":"https://openalex.org/G4018306100","display_name":"Post-Quantum Resistant RISC-V Computing Platform","funder_award_id":"ITS/098/22","funder_id":"https://openalex.org/F4320321920","funder_display_name":"Innovation and Technology Commission"},{"id":"https://openalex.org/G8943361154","display_name":null,"funder_award_id":"2022YFB4400704","funder_id":"https://openalex.org/F4320327808","funder_display_name":"Yunnan Key Research and Development Program"}],"funders":[{"id":"https://openalex.org/F4320321920","display_name":"Innovation and Technology Commission","ror":"https://ror.org/04vf9tr09"},{"id":"https://openalex.org/F4320327808","display_name":"Yunnan Key Research and Development Program","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1518712071","https://openalex.org/W2131489800","https://openalex.org/W2477530310","https://openalex.org/W2740230064","https://openalex.org/W2800696620","https://openalex.org/W2987483625","https://openalex.org/W4230377664","https://openalex.org/W4231286867","https://openalex.org/W4393224433","https://openalex.org/W4400460429","https://openalex.org/W4400487943","https://openalex.org/W4401456194","https://openalex.org/W4401602508"],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4237840813","https://openalex.org/W2128502296","https://openalex.org/W4385730960","https://openalex.org/W1998013902","https://openalex.org/W2993622674","https://openalex.org/W1833044483","https://openalex.org/W4364295250"],"abstract_inverted_index":{"Postquantum":[0],"cryptography":[1],"(PQC)":[2],"has":[3],"developed":[4],"quickly":[5],"in":[6,61,197],"response":[7],"to":[8,84,110,117,141],"the":[9,32,46,62,70,74,86,144,188,200],"rise":[10],"of":[11,18,29,73,88,123,147,199],"quantum":[12],"computers.":[13],"The":[14,121,162],"US":[15],"National":[16],"Institute":[17],"Standards":[19],"and":[20,65,106,136,174],"Technology":[21],"(NIST)":[22],"recently":[23],"released":[24],"three":[25],"PQC":[26],"standards,":[27],"one":[28],"which":[30],"is":[31,56,166],"hash-based":[33,36],"standard":[34,39],"stateless":[35],"digital":[37],"signature":[38],"(SLH-DSA),":[40],"built":[41],"on":[42,95,108,168],"SPHINCS+":[43],"selected":[44],"during":[45],"NIST":[47],"Round":[48],"3":[49],"submissions.":[50],"Despite":[51],"its":[52],"potential,":[53],"SLH-DSA\u2019s":[54],"performance":[55,165],"hindered":[57],"by":[58,158],"inefficient":[59],"execution":[60],"hash":[63,75,154],"function":[64,76],"extensive":[66],"memory":[67,115,156,160],"accesses,":[68],"with":[69,114,187],"data":[71],"dependency":[72],"presenting":[77],"a":[78,96],"notable":[79],"bottleneck.":[80],"This":[81],"brief":[82,125],"aims":[83],"enhance":[85,118],"efficiency":[87],"SHAKE-based":[89],"SLH-DSA":[90],"schemes":[91],"using":[92],"hardware/software":[93],"co-design":[94],"customized":[97,132],"RISC-V":[98,109],"processor.":[99],"We":[100],"incorporate":[101],"tightly":[102],"coupled":[103,113],"hardware":[104,139],"units":[105,140],"instructions":[107,135],"expedite":[111],"SLH-DSA,":[112],"optimizations":[116],"overall":[119],"performance.":[120],"contributions":[122],"this":[124],"are":[126],"twofold.":[127],"First,":[128],"our":[129,151],"design":[130,152],"introduces":[131],"single-instruction-multiple-data":[133],"(SIMD)":[134],"corresponding":[137],"computation":[138],"accelerate":[142],"Keccak,":[143],"essential":[145],"operation":[146,155],"SHAKE256.":[148],"In":[149],"addition,":[150],"streamlines":[153],"accesses":[157],"reorganizing":[159],"space.":[161],"proposed":[163],"processor\u2019s":[164],"evaluated":[167],"Artix-7":[169],"field-programmable":[170],"gate":[171],"array":[172],"(FPGA)":[173],"28-nm":[175],"technology":[176],"application-specific":[177],"integrated":[178],"circuit":[179],"(ASIC),":[180],"demonstrating":[181],"approximately":[182],"15":[183],"times":[184],"acceleration":[185],"compared":[186],"baseline":[189],"design.":[190],"Furthermore,":[191],"it":[192],"surpasses":[193],"recent":[194],"state-of-the-art":[195],"works":[196],"terms":[198],"performance-power\u2013area":[201],"product.":[202]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":1}],"updated_date":"2026-06-22T08:00:12.763002","created_date":"2025-10-10T00:00:00"}