{"id":"https://openalex.org/W4407736333","doi":"https://doi.org/10.1109/tvlsi.2025.3538883","title":"A Hierarchical 3-D Physical Design Method for Ultralarge-Scale Logic-on-Memory CGRA Chip","display_name":"A Hierarchical 3-D Physical Design Method for Ultralarge-Scale Logic-on-Memory CGRA Chip","publication_year":2025,"publication_date":"2025-02-19","ids":{"openalex":"https://openalex.org/W4407736333","doi":"https://doi.org/10.1109/tvlsi.2025.3538883"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2025.3538883","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3538883","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102368394","display_name":"Zizheng Dong","orcid":"https://orcid.org/0000-0003-4521-1736"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zizheng Dong","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100621877","display_name":"Ang Li","orcid":"https://orcid.org/0009-0004-8872-7649"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shuaipeng Li","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101370302","display_name":"Weijia Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weijia Zhu","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100621877","display_name":"Ang Li","orcid":"https://orcid.org/0009-0004-8872-7649"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ang Li","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063554298","display_name":"Qin Wang","orcid":"https://orcid.org/0000-0002-6559-5207"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qin Wang","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045693138","display_name":"Naifeng Jing","orcid":"https://orcid.org/0000-0001-8417-5796"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Naifeng Jing","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043703962","display_name":"Weiguang Sheng","orcid":"https://orcid.org/0000-0002-7831-526X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weiguang Sheng","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008057183","display_name":"Jianfei Jiang","orcid":"https://orcid.org/0000-0002-5521-6197"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianfei Jiang","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103236320","display_name":"Zhigang Mao","orcid":"https://orcid.org/0000-0001-9431-9853"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhigang Mao","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5102368394"],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":2.9775,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.89854074,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":"33","issue":"6","first_page":"1502","last_page":"1515"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9836999773979187,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9836999773979187,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9799000024795532,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9714999794960022,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6025609374046326},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5541219711303711},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5398925542831421},{"id":"https://openalex.org/keywords/scale","display_name":"Scale (ratio)","score":0.5074166655540466},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5009419918060303},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.47137486934661865},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42414432764053345},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3407557010650635},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32889097929000854},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15918570756912231},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11615410447120667},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1023150086402893},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09995052218437195}],"concepts":[{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6025609374046326},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5541219711303711},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5398925542831421},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.5074166655540466},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5009419918060303},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.47137486934661865},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42414432764053345},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3407557010650635},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32889097929000854},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15918570756912231},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11615410447120667},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1023150086402893},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09995052218437195},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3538883","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3538883","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1994791325","https://openalex.org/W2027384865","https://openalex.org/W2509008645","https://openalex.org/W2538167498","https://openalex.org/W2569250791","https://openalex.org/W2760674255","https://openalex.org/W2791191785","https://openalex.org/W2919641936","https://openalex.org/W2971948178","https://openalex.org/W2975233968","https://openalex.org/W3036389542","https://openalex.org/W3136947505","https://openalex.org/W3162727592","https://openalex.org/W3193204907","https://openalex.org/W3212994958","https://openalex.org/W4220943275","https://openalex.org/W4220972538","https://openalex.org/W4285207478","https://openalex.org/W4285676452","https://openalex.org/W4312327624","https://openalex.org/W4312413150","https://openalex.org/W4362653371","https://openalex.org/W4385525505","https://openalex.org/W4387010219","https://openalex.org/W4390357619","https://openalex.org/W4392746399"],"related_works":["https://openalex.org/W1966764473","https://openalex.org/W2098419840","https://openalex.org/W2614722573","https://openalex.org/W2121963733","https://openalex.org/W2789349722","https://openalex.org/W1977171228","https://openalex.org/W2130565894","https://openalex.org/W2102927888","https://openalex.org/W4249951793","https://openalex.org/W2056896932"],"abstract_inverted_index":{"Face-to-face":[0],"bonded":[1],"3-D":[2,31,56,82,113,120,165,181,206],"(F2F":[3],"3D)":[4],"technology,":[5],"with":[6,64,171],"the":[7,21,89,93,97,119,140,148,195,200,205],"potential":[8],"to":[9,25,47,117,123,194],"significantly":[10],"reduce":[11],"chip":[12,125,170,207],"area":[13,144],"while":[14,187],"enhancing":[15],"performance,":[16,142],"stands":[17],"as":[18],"one":[19],"of":[20,38,91,147,204],"most":[22],"promising":[23],"ways":[24],"extend":[26,118],"Moore\u2019s":[27],"Law.":[28],"However,":[29],"current":[30],"physical":[32,83,102,114,154],"design":[33,40,57,70,84,103,115,121,155],"flows":[34,41],"are":[35],"often":[36],"modifications":[37],"2-D":[39,196],"and":[42,96,134,143],"rely":[43],"on":[44,55,61],"technical":[45,50],"personnel":[46],"manually":[48],"modify":[49],"files.":[51],"Furthermore,":[52],"existing":[53],"research":[54],"flow":[58,85,116,122,182],"primarily":[59],"focuses":[60],"module":[62],"implementation,":[63],"very":[65],"few":[66],"studies":[67],"addressing":[68],"hierarchical":[69,112],"methods":[71],"for":[72,104],"large-scale":[73,124],"chips.":[74],"In":[75,198],"this":[76],"article,":[77],"we":[78,108,138,157],"first":[79],"introduce":[80],"a":[81,110,160],"which":[86],"concurrently":[87],"optimizes":[88],"timing":[90,184],"both":[92,105],"logic":[94],"tier":[95],"memory":[98],"tier,":[99],"achieving":[100],"synchronized":[101],"tiers.":[106],"Then,":[107],"develop":[109],"bottom-up":[111],"design.":[126,197],"Through":[127],"coordinated":[128],"power":[129],"planning,":[130],"clock":[131],"tree":[132],"design,":[133,137],"interconnect":[135],"unit":[136],"enhance":[139],"power,":[141],"(PPA)":[145],"metrics":[146],"entire":[149],"chip.":[150],"Using":[151],"our":[152,180],"RTL-to-GDS":[153],"flow,":[156],"successfully":[158],"implemented":[159],"28-nm":[161],"CMOS":[162],"logic-on-memory":[163],"(LoM)":[164],"coarse-grained":[166],"reconfigurable":[167],"architecture":[168],"(CGRA)":[169],"over":[172],"50":[173],"million":[174],"gates.":[175],"Experimental":[176],"results":[177],"demonstrate":[178],"that":[179],"improves":[183],"by":[185,191,209],"16.1%":[186],"reducing":[188],"voltage":[189],"drop":[190],"38.6%":[192],"compared":[193],"addition,":[199],"power-delay":[201],"product":[202],"(PDP)":[203],"decreases":[208],"10.2%,":[210],"showcasing":[211],"better":[212],"performance.":[213]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}