{"id":"https://openalex.org/W4406387874","doi":"https://doi.org/10.1109/tvlsi.2025.3526261","title":"Scalable and Low-Cost NTT Architecture With Conflict-Free Memory Access Scheme","display_name":"Scalable and Low-Cost NTT Architecture With Conflict-Free Memory Access Scheme","publication_year":2025,"publication_date":"2025-01-15","ids":{"openalex":"https://openalex.org/W4406387874","doi":"https://doi.org/10.1109/tvlsi.2025.3526261"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2025.3526261","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3526261","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113864232","display_name":"Zhenyang Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhenyang Wu","raw_affiliation_strings":["School of Microelectronics, Hefei University of Technology, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Hefei University of Technology, Hefei, China","institution_ids":["https://openalex.org/I16365422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115885964","display_name":"Ruichen Kan","orcid":null},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ruichen Kan","raw_affiliation_strings":["School of Microelectronics, Hefei University of Technology, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Hefei University of Technology, Hefei, China","institution_ids":["https://openalex.org/I16365422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059545960","display_name":"Jianbo Guo","orcid":"https://orcid.org/0009-0000-6300-236X"},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianbo Guo","raw_affiliation_strings":["School of Microelectronics, Hefei University of Technology, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Hefei University of Technology, Hefei, China","institution_ids":["https://openalex.org/I16365422"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022626346","display_name":"Hao Xiao","orcid":"https://orcid.org/0009-0004-6419-9984"},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hao Xiao","raw_affiliation_strings":["School of Microelectronics, Hefei University of Technology, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Hefei University of Technology, Hefei, China","institution_ids":["https://openalex.org/I16365422"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5113864232"],"corresponding_institution_ids":["https://openalex.org/I16365422"],"apc_list":null,"apc_paid":null,"fwci":9.081,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.97099332,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":"33","issue":"5","first_page":"1407","last_page":"1411"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9668999910354614,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9668999910354614,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9312000274658203,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9287999868392944,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7394334077835083},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.7282912731170654},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7215753793716431},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6975731253623962},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6144312620162964},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5072197914123535},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.46643877029418945},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4157216548919678},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3305051922798157},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.18907368183135986},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14469289779663086},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.0977596640586853},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08304250240325928},{"id":"https://openalex.org/keywords/art","display_name":"Art","score":0.07113879919052124}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7394334077835083},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.7282912731170654},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7215753793716431},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6975731253623962},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6144312620162964},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5072197914123535},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.46643877029418945},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4157216548919678},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3305051922798157},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.18907368183135986},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14469289779663086},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0977596640586853},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08304250240325928},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.07113879919052124},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3526261","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3526261","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1738348546","display_name":null,"funder_award_id":"61974039","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2803327594","https://openalex.org/W2995995168","https://openalex.org/W3013093367","https://openalex.org/W3036016265","https://openalex.org/W3065439923","https://openalex.org/W3135053459","https://openalex.org/W3157961299","https://openalex.org/W3216360301","https://openalex.org/W4295872570","https://openalex.org/W4312563345","https://openalex.org/W4313485611","https://openalex.org/W4384787353","https://openalex.org/W4386825228","https://openalex.org/W4389331617"],"related_works":["https://openalex.org/W2352941988","https://openalex.org/W3108003711","https://openalex.org/W254684032","https://openalex.org/W120214571","https://openalex.org/W2036525499","https://openalex.org/W2334181344","https://openalex.org/W207100770","https://openalex.org/W2546116848","https://openalex.org/W4317765321","https://openalex.org/W2043352873"],"abstract_inverted_index":{"This":[0],"brief":[1],"proposes":[2],"a":[3,55],"scalable":[4,75],"multistage":[5],"and":[6,37,48,57,89],"multipath":[7],"architecture":[8,16,85],"for":[9,76],"variable":[10],"number-theoretic":[11],"transform":[12],"(NTT).":[13],"The":[14,30],"proposed":[15,64,84],"adopts":[17],"multiple":[18,70],"parallel":[19],"paths,":[20,71],"each":[21],"of":[22,45,51],"which":[23],"uses":[24,86],"cascaded":[25,39],"radix-2":[26,31],"butterfly":[27],"units":[28],"(BFUs).":[29],"scheme":[32,62],"simplifies":[33],"the":[34,38,43,49,67,83],"control":[35],"logic":[36],"BFU":[40],"structure":[41],"reduces":[42],"amount":[44],"RAM":[46],"banks":[47],"frequency":[50],"memory":[52,60],"accesses.":[53],"Moreover,":[54],"conflict-free":[56],"hardware-friendly":[58],"in-place":[59],"mapping":[61],"is":[63],"to":[65,69],"ease":[66],"adaption":[68],"letting":[72],"it":[73],"be":[74],"various":[77],"throughputs.":[78],"Compared":[79],"with":[80],"state-of-the-art":[81],"works,":[82],"fewer":[87],"resources":[88],"has":[90],"better":[91],"area-time":[92],"product":[93],"performance":[94],"without":[95],"penalty":[96],"in":[97],"throughput.":[98]},"counts_by_year":[{"year":2025,"cited_by_count":4}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}