{"id":"https://openalex.org/W4405844816","doi":"https://doi.org/10.1109/tvlsi.2024.3519748","title":"High-Reliability and High-Throughput CIM 10T-SRAM for Multiplication and Accumulation Operations With 274.3 GOPS and 200\u2013237.5 TOPS/W","display_name":"High-Reliability and High-Throughput CIM 10T-SRAM for Multiplication and Accumulation Operations With 274.3 GOPS and 200\u2013237.5 TOPS/W","publication_year":2024,"publication_date":"2024-12-27","ids":{"openalex":"https://openalex.org/W4405844816","doi":"https://doi.org/10.1109/tvlsi.2024.3519748"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2024.3519748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3519748","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017413053","display_name":"Wenjuan Lu","orcid":"https://orcid.org/0000-0001-6201-8589"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Wenjuan Lu","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079593926","display_name":"Lubin Xiang","orcid":null},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lubin Xiang","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100398734","display_name":"Ling Wang","orcid":"https://orcid.org/0009-0001-5040-2417"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ling Wang","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075966974","display_name":"Chunyu Peng","orcid":"https://orcid.org/0000-0003-2408-5048"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chunyu Peng","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019993200","display_name":"Chenghu Dai","orcid":null},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chenghu Dai","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072637140","display_name":"Zhiting Lin","orcid":"https://orcid.org/0000-0002-3314-1606"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiting Lin","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037391840","display_name":"Xiulong Wu","orcid":"https://orcid.org/0000-0002-5012-2570"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiulong Wu","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5017413053"],"corresponding_institution_ids":["https://openalex.org/I143868143"],"apc_list":null,"apc_paid":null,"fwci":3.4402,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.94261065,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"33","issue":"4","first_page":"1073","last_page":"1081"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.7075045704841614},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.7050372958183289},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5475380420684814},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5229859352111816},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.5131297707557678},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3705832362174988},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21033307909965515},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19560563564300537},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07385236024856567},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.06391793489456177}],"concepts":[{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.7075045704841614},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.7050372958183289},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5475380420684814},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5229859352111816},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.5131297707557678},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3705832362174988},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21033307909965515},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19560563564300537},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07385236024856567},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.06391793489456177},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2024.3519748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3519748","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3783266103","display_name":null,"funder_award_id":"62274001","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G8331222254","display_name":null,"funder_award_id":"2022a05020044","funder_id":"https://openalex.org/F4320336578","funder_display_name":"Anhui Provincial Key Research and Development Plan"},{"id":"https://openalex.org/G8606767069","display_name":null,"funder_award_id":"62104001","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320336578","display_name":"Anhui Provincial Key Research and Development Plan","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2591601611","https://openalex.org/W2767737961","https://openalex.org/W2919115771","https://openalex.org/W2964176059","https://openalex.org/W2990591126","https://openalex.org/W3016014942","https://openalex.org/W3026786299","https://openalex.org/W3134526034","https://openalex.org/W3134925155","https://openalex.org/W3180627186","https://openalex.org/W4225364593","https://openalex.org/W4313644165","https://openalex.org/W4376456681","https://openalex.org/W4386736788","https://openalex.org/W4390421974"],"related_works":["https://openalex.org/W2033512842","https://openalex.org/W1975246544","https://openalex.org/W4233600955","https://openalex.org/W4322734194","https://openalex.org/W3116237489","https://openalex.org/W4404996554","https://openalex.org/W2913665393","https://openalex.org/W2369695847","https://openalex.org/W3005535424","https://openalex.org/W2994319598"],"abstract_inverted_index":{"Artificial":[0],"intelligence":[1],"(AI)":[2],"is":[3],"extensively":[4],"applied":[5],"in":[6,73,106,116],"natural":[7],"language":[8],"processing,":[9,44],"image":[10,13,74],"matching,":[11],"and":[12,51,122,126,145],"recognition,":[14],"with":[15,81,90],"convolutional":[16],"neural":[17],"networks":[18],"(CNNs)":[19],"being":[20],"crucial.":[21],"Computing-in-memory":[22],"(CIM)":[23],"utilizing":[24],"static":[25],"random":[26],"access":[27],"memory":[28],"(SRAM)":[29],"can":[30],"enhance":[31],"the":[32,117,131,136],"CNN":[33,68],"performance.":[34],"However,":[35],"this":[36],"faces":[37],"issues":[38,104],"such":[39],"as":[40],"multibit":[41,88],"signed":[42,91],"data":[43,89],"read":[45,102],"corruption":[46],"of":[47,87,142,149],"traditional":[48],"SRAM":[49],"arrays,":[50],"increased":[52,57],"area":[53,125],"overhead":[54],"due":[55],"to":[56],"capacitor":[58],"weighting.":[59],"This":[60],"article":[61],"proposes":[62],"a":[63,97,140],"10T-SRAM":[64,94],"macro":[65],"tailored":[66],"for":[67,119],"multiply-accumulate":[69],"calculation":[70],"(MAC)":[71],"computation":[72],"processing.":[75],"It":[76],"enables":[77],"high-throughput":[78],"full-array":[79],"operations,":[80],"added":[82],"dual":[83],"ports":[84],"facilitating":[85],"input":[86],"bits.":[92],"The":[93],"cell":[95],"features":[96],"read-write":[98],"separation":[99],"channel,":[100],"mitigating":[101],"disturbance":[103],"seen":[105],"dual-port":[107],"8T-SRAM":[108],"arrays":[109],"or":[110],"6T-SRAM":[111],"arrays.":[112],"Incorporating":[113],"redundant":[114],"columns":[115],"array":[118],"charge":[120],"sharing":[121],"weighting":[123],"conserves":[124],"boosts":[127],"circuit":[128],"reliability.":[129],"In":[130],"28-nm":[132],"CMOS":[133],"simulation":[134],"environment,":[135],"proposed":[137],"architecture":[138],"achieves":[139],"throughput":[141],"274.3":[143],"GOPS":[144],"an":[146],"energy":[147],"efficiency":[148],"200\u2013237.5":[150],"TOPS/W,":[151],"surpassing":[152],"literature-reported":[153],"figures":[154],"by":[155],"several":[156],"times.":[157]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":6}],"updated_date":"2026-03-27T14:29:43.386196","created_date":"2025-10-10T00:00:00"}