{"id":"https://openalex.org/W4405021843","doi":"https://doi.org/10.1109/tvlsi.2024.3505920","title":"Manipulated Lookup Table Method for Efficient High-Performance Modular Multiplier","display_name":"Manipulated Lookup Table Method for Efficient High-Performance Modular Multiplier","publication_year":2024,"publication_date":"2024-12-04","ids":{"openalex":"https://openalex.org/W4405021843","doi":"https://doi.org/10.1109/tvlsi.2024.3505920"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2024.3505920","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3505920","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/tvlsi.2024.3505920","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091946595","display_name":"Anawin Opasatian","orcid":null},"institutions":[{"id":"https://openalex.org/I14396692","display_name":"Tokyo University of Information Sciences","ror":"https://ror.org/044bdx604","country_code":"JP","type":"education","lineage":["https://openalex.org/I14396692"]},{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Anawin Opasatian","raw_affiliation_strings":["Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo, Tokyo, Japan"],"raw_orcid":"https://orcid.org/0009-0006-0547-4020","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I14396692","https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102900006","display_name":"Makoto Ikeda","orcid":"https://orcid.org/0000-0002-6644-4224"},"institutions":[{"id":"https://openalex.org/I14396692","display_name":"Tokyo University of Information Sciences","ror":"https://ror.org/044bdx604","country_code":"JP","type":"education","lineage":["https://openalex.org/I14396692"]},{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Makoto Ikeda","raw_affiliation_strings":["Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo, Tokyo, Japan"],"raw_orcid":"https://orcid.org/0000-0002-6644-4224","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I14396692","https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.1363,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.80407998,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":"33","issue":"1","first_page":"114","last_page":"127"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9639000296592712,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9639000296592712,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9616000056266785,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7937290072441101},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6506987810134888},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.6046674847602844},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5561224818229675},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.5374138355255127},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.4570361375808716},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35991936922073364},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23794683814048767},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09554237127304077},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.08101820945739746}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7937290072441101},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6506987810134888},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.6046674847602844},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5561224818229675},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.5374138355255127},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.4570361375808716},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35991936922073364},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23794683814048767},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09554237127304077},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.08101820945739746},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2024.3505920","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3505920","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tvlsi.2024.3505920","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3505920","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.6200000047683716,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320318911","display_name":"KIOXIA Holdings Corporation","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W104209573","https://openalex.org/W1498685334","https://openalex.org/W2003736153","https://openalex.org/W2004814164","https://openalex.org/W2018758602","https://openalex.org/W2030898836","https://openalex.org/W2108072891","https://openalex.org/W2120474114","https://openalex.org/W2121013562","https://openalex.org/W2126779549","https://openalex.org/W2761398658","https://openalex.org/W2763130919","https://openalex.org/W2785117529","https://openalex.org/W2866028610","https://openalex.org/W2900771846","https://openalex.org/W2942691585","https://openalex.org/W2947252660","https://openalex.org/W2948829558","https://openalex.org/W2965690158","https://openalex.org/W2973285591","https://openalex.org/W3001105680","https://openalex.org/W3111560733","https://openalex.org/W3118185480","https://openalex.org/W3136017984","https://openalex.org/W3159258450","https://openalex.org/W3174403583","https://openalex.org/W3185075495","https://openalex.org/W3207326900","https://openalex.org/W4205846793","https://openalex.org/W4213435507","https://openalex.org/W4214932389","https://openalex.org/W4232836212","https://openalex.org/W4281632802","https://openalex.org/W4285110469","https://openalex.org/W4297629219","https://openalex.org/W4298340476","https://openalex.org/W4321595467","https://openalex.org/W4376605449","https://openalex.org/W4392309401","https://openalex.org/W4399039148","https://openalex.org/W4399666316","https://openalex.org/W4401360324","https://openalex.org/W6712458530","https://openalex.org/W6713761476"],"related_works":["https://openalex.org/W2798215405","https://openalex.org/W2990962948","https://openalex.org/W2084169748","https://openalex.org/W2127529229","https://openalex.org/W2355515259","https://openalex.org/W2378076731","https://openalex.org/W4286888643","https://openalex.org/W2124289628","https://openalex.org/W1822998120","https://openalex.org/W4281295723"],"abstract_inverted_index":{"Modular":[0],"multiplication":[1],"is":[2,91],"a":[3,14,30,128,134,188],"fundamental":[4],"operation":[5],"in":[6,17,86,115,131,137],"many":[7,25],"cryptographic":[8,26,185],"systems,":[9],"with":[10,29,71,109,140,156],"its":[11],"efficiency":[12],"playing":[13],"crucial":[15],"role":[16],"the":[18,38,54,103,116,141,151,164,178],"overall":[19],"performance":[20,69,90],"of":[21,82,88,158,180],"these":[22],"systems.":[23],"Since":[24],"systems":[27],"operate":[28],"fixed":[31,39,189],"modulus,":[32],"we":[33,50],"propose":[34],"an":[35],"enhancement":[36],"to":[37,52,62,127],"modulus":[40,64],"lookup":[41],"table":[42],"(LuT)":[43],"method":[44,85,124,182],"used":[45,114],"for":[46,77,167,183],"modular":[47,106,172],"reduction,":[48],"which":[49],"refer":[51],"as":[53,102],"manipulated":[55],"LuT":[56,143],"(MLuT)":[57],"method.":[58,144],"Our":[59],"approach":[60,149],"applies":[61],"any":[63],"and":[65,98,133,161,170],"has":[66],"demonstrated":[67],"comparable":[68],"compared":[70,139],"some":[72],"specialized":[73],"reduction":[74,130,136],"algorithms":[75],"designed":[76],"specific":[78],"moduli.":[79],"The":[80],"strength":[81],"our":[83,122,148,181],"proposed":[84,123],"terms":[87],"circuit":[89],"shown":[92],"by":[93],"implementing":[94],"it":[95],"on":[96],"Virtex7":[97],"Virtex":[99],"Ultrascale+":[100],"FPGA":[101],"LUT-based":[104],"MLuT":[105],"multiplier":[107],"(LUT-MLuTMM)":[108],"generalized":[110],"parallel":[111],"counters":[112],"(GPCs)":[113],"summation":[117],"step.":[118],"In":[119,145],"one-stage":[120],"implementations,":[121,147],"achieves":[125],"up":[126],"90%":[129],"area":[132],"50%":[135],"latency":[138],"generic":[142],"multistage":[146],"offers":[150],"best":[152],"area-interleaved":[153],"time":[154],"product,":[155],"improvements":[157],"39%,":[159],"13%,":[160],"29%":[162],"over":[163],"current":[165],"state-of-the-art":[166],"~256-bit,":[168],"SIKE434,":[169],"BLS12-381":[171],"multipliers,":[173],"respectively.":[174],"These":[175],"results":[176],"demonstrate":[177],"potential":[179],"high-performance":[184],"accelerators":[186],"employing":[187],"modulus.":[190]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2}],"updated_date":"2025-12-27T23:08:20.325037","created_date":"2025-10-10T00:00:00"}