{"id":"https://openalex.org/W4405264591","doi":"https://doi.org/10.1109/tvlsi.2024.3504856","title":"A Methodology for Datapath Energy Prediction and Optimization in Near Threshold Voltage Regime","display_name":"A Methodology for Datapath Energy Prediction and Optimization in Near Threshold Voltage Regime","publication_year":2024,"publication_date":"2024-12-11","ids":{"openalex":"https://openalex.org/W4405264591","doi":"https://doi.org/10.1109/tvlsi.2024.3504856"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2024.3504856","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3504856","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020992114","display_name":"Mahipal Dargupally","orcid":"https://orcid.org/0000-0001-5640-7342"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mahipal Dargupally","raw_affiliation_strings":["Department of Electronics and Communication Engineering, IIT Roorkee, Roorkee, India"],"raw_orcid":"https://orcid.org/0000-0001-5640-7342","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, IIT Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007706346","display_name":"Lomash Chandra Acharya","orcid":"https://orcid.org/0000-0002-6444-8483"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Lomash Chandra Acharya","raw_affiliation_strings":["Department of Electronics and Communication Engineering, IIT Roorkee, Roorkee, India"],"raw_orcid":"https://orcid.org/0000-0002-6444-8483","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, IIT Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Arvind K. Sharma","orcid":"https://orcid.org/0000-0002-9250-9642"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Arvind K. Sharma","raw_affiliation_strings":["Semiconductor Technology and Systems Department, IMEC, Leuven, Belgium"],"raw_orcid":"https://orcid.org/0000-0002-9250-9642","affiliations":[{"raw_affiliation_string":"Semiconductor Technology and Systems Department, IMEC, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064560509","display_name":"Sudeb Dasgupta","orcid":"https://orcid.org/0000-0002-4044-1594"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sudeb Dasgupta","raw_affiliation_strings":["Department of Electronics and Communication Engineering, IIT Roorkee, Roorkee, India"],"raw_orcid":"https://orcid.org/0000-0002-4044-1594","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, IIT Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031850929","display_name":"Anand Bulusu","orcid":"https://orcid.org/0000-0002-3986-3730"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anand Bulusu","raw_affiliation_strings":["Department of Electronics and Communication Engineering, IIT Roorkee, Roorkee, India"],"raw_orcid":"https://orcid.org/0000-0002-3986-3730","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, IIT Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18998458,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"33","issue":"3","first_page":"771","last_page":"779"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10663","display_name":"Advanced Battery Technologies Research","score":0.98580002784729,"subfield":{"id":"https://openalex.org/subfields/2203","display_name":"Automotive Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9606000185012817,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9208444356918335},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49109578132629395},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.4885657727718353},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4705790877342224},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.44738247990608215},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.34848207235336304},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.339061439037323},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.33707308769226074},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25871336460113525},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.22706452012062073},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1826057732105255},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1547386348247528},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1513272523880005},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.1213061511516571}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9208444356918335},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49109578132629395},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4885657727718353},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4705790877342224},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.44738247990608215},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.34848207235336304},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.339061439037323},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.33707308769226074},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25871336460113525},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.22706452012062073},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1826057732105255},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1547386348247528},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1513272523880005},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.1213061511516571}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2024.3504856","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3504856","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G7928576059","display_name":null,"funder_award_id":"IMP/2018/001158/IT","funder_id":"https://openalex.org/F4320320719","funder_display_name":"Department of Science and Technology, Ministry of Science and Technology, India"}],"funders":[{"id":"https://openalex.org/F4320320719","display_name":"Department of Science and Technology, Ministry of Science and Technology, India","ror":"https://ror.org/0101xrq71"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1967171495","https://openalex.org/W1974982221","https://openalex.org/W2006044013","https://openalex.org/W2071693325","https://openalex.org/W2079170559","https://openalex.org/W2079650539","https://openalex.org/W2098352262","https://openalex.org/W2099278122","https://openalex.org/W2109694890","https://openalex.org/W2118396866","https://openalex.org/W2138244835","https://openalex.org/W2142285088","https://openalex.org/W2164213904","https://openalex.org/W2168159483","https://openalex.org/W2766979214","https://openalex.org/W2802814434","https://openalex.org/W2979287008","https://openalex.org/W3109543284","https://openalex.org/W3159596560","https://openalex.org/W4214849951","https://openalex.org/W4252820003","https://openalex.org/W4312365396","https://openalex.org/W4312822713","https://openalex.org/W4390576666","https://openalex.org/W6679354847"],"related_works":["https://openalex.org/W2109699519","https://openalex.org/W2006568360","https://openalex.org/W102726818","https://openalex.org/W4233616027","https://openalex.org/W2059591361","https://openalex.org/W970262775","https://openalex.org/W4244724753","https://openalex.org/W1972081536","https://openalex.org/W2535673728","https://openalex.org/W1831618318"],"abstract_inverted_index":{"In":[0,36],"this":[1,37,70],"article,":[2],"we":[3,39,153],"propose":[4],"a":[5,52,91,95,99,106,127,147,155,162,182,228,242,246,279],"method":[6,19,156],"for":[7,23,105,146],"sizing":[8],"an":[9,202],"arbitrary":[10],"combinational":[11],"datapath":[12,128],"to":[13,57,81,157,181],"minimize":[14,158],"its":[15],"energy":[16,27,42,58,117,141,212,225],"consumption.":[17],"Our":[18],"involves":[20],"deriving":[21],"expressions":[22],"the":[24,31,63,82,115,122,140,144,151,159,167,174,187,223,284],"components":[25,142],"of":[26,90,98,109,138,161,205,215,233,249],"consumption":[28,50,78,118,213,226],"at":[29,94,227],"both":[30],"stage":[32,97,123,229],"and":[33,84,88,112,136,143,197,208,230,251,271],"path":[34,113,231],"levels.":[35],"work,":[38],"identify":[40],"overshoot":[41],"(<inline-formula":[43],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[44,72],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[45,73],"<tex-math":[46,74],"notation=\"LaTeX\">$E_{\\text":[47,75],"{OS}}$":[48,76],"</tex-math></inline-formula>)":[49],"as":[51],"previously":[53],"unreported":[54],"component":[55],"contributing":[56],"consumption,":[59],"particularly":[60],"significant":[61],"in":[62,126,150,211,261,278],"near/sub-threshold":[64],"voltage":[65],"regime.":[66],"We":[67,101,171,190],"determine":[68,172],"that":[69,173],"<inline-formula":[71],"</tex-math></inline-formula>":[77],"is":[79,119,129],"proportional":[80],"input":[83],"output":[85],"transition":[86],"times":[87],"size":[89],"logic":[92,163],"gate":[93],"particular":[96],"datapath.":[100],"also":[102],"observe":[103],"that,":[104],"given":[107],"number":[108],"stages":[110],"(N)":[111],"effort,":[114],"total":[116,224],"optimized":[120],"when":[121],"effort":[124],"(f)":[125],"kept":[130],"constant.":[131],"Based":[132],"on":[133,194,241],"our":[134,192],"observations":[135],"derivations":[137],"all":[139],"requirement":[145],"constant":[148],"\u201cf\u201d":[149,184],"datapath,":[152],"develop":[154],"energies":[160],"circuit":[164],"while":[165,185],"maintaining":[166,186],"timing":[168,188],"closure":[169],"requirement.":[170],"non-critical":[175],"paths":[176],"(NCPs)":[177],"must":[178],"be":[179],"sized":[180],"minimum":[183],"requirements.":[189],"verified":[191],"models":[193],"several":[195],"ISCAS":[196],"EPFL":[198],"benchmark":[199],"circuits":[200],"with":[201,236,245,265,283],"average":[203],"reduction":[204],"28.1%":[206],"(41.2%)":[207],"19.2%":[209],"(28.4%)":[210],"[figure":[214],"merit":[216],"(FoM)],":[217],"respectively.":[218],"The":[219,257],"proposed":[220],"methodology":[221],"predicts":[222],"level":[232],"N-stage":[234],"logic,":[235],"only":[237],"one-time":[238],"SPICE":[239,255],"simulation":[240],"single":[243],"stage,":[244],"maximum":[247],"error":[248],"1.3%":[250],"1.62%,":[252],"respectively,":[253],"against":[254],"simulations.":[256],"simulations":[258],"are":[259],"performed":[260],"Synopsys":[262],"HSPICE":[263],"environment":[264],"ST":[266],"Microelectronics":[267],"65":[268],"nm":[269,273],"CMOS":[270],"28":[272],"FDSOI":[274],"technology":[275],"nodes,":[276],"resulting":[277],"very":[280],"good":[281],"agreement":[282],"developed":[285],"methodology.":[286]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}