{"id":"https://openalex.org/W4404056580","doi":"https://doi.org/10.1109/tvlsi.2024.3486332","title":"A Cost-Effective Per-Pin ALPG for High-Speed Memory Testing","display_name":"A Cost-Effective Per-Pin ALPG for High-Speed Memory Testing","publication_year":2024,"publication_date":"2024-11-05","ids":{"openalex":"https://openalex.org/W4404056580","doi":"https://doi.org/10.1109/tvlsi.2024.3486332"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2024.3486332","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3486332","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101850142","display_name":"Juyong Lee","orcid":"https://orcid.org/0009-0006-0102-3695"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Juyong Lee","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0009-0006-0102-3695","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100782289","display_name":"Hayoung Lee","orcid":"https://orcid.org/0000-0002-6868-0829"},"institutions":[{"id":"https://openalex.org/I57664883","display_name":"Ajou University","ror":"https://ror.org/03tzb2h73","country_code":"KR","type":"education","lineage":["https://openalex.org/I57664883"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hayoung Lee","raw_affiliation_strings":["Department of Intelligence Semiconductor Engineering, Ajou University, Suwon, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-6868-0829","affiliations":[{"raw_affiliation_string":"Department of Intelligence Semiconductor Engineering, Ajou University, Suwon, South Korea","institution_ids":["https://openalex.org/I57664883"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045379772","display_name":"Sooryeong Lee","orcid":"https://orcid.org/0009-0002-1669-3692"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sooryeong Lee","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0009-0002-1669-3692","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":null,"display_name":"Sungho Kang","orcid":"https://orcid.org/0000-0002-7093-2095"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungho Kang","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-7093-2095","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2417,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.80555556,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":"33","issue":"3","first_page":"867","last_page":"871"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9663000106811523,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44513118267059326},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3590317964553833},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20534616708755493}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44513118267059326},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3590317964553833},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20534616708755493}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2024.3486332","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3486332","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8299999833106995,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G7424216312","display_name":null,"funder_award_id":"20019363","funder_id":"https://openalex.org/F4320321681","funder_display_name":"Ministry of Trade, Industry and Energy"}],"funders":[{"id":"https://openalex.org/F4320321681","display_name":"Ministry of Trade, Industry and Energy","ror":"https://ror.org/008nkqk13"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1676973727","https://openalex.org/W1870427173","https://openalex.org/W2084140672","https://openalex.org/W2096607693","https://openalex.org/W2108917733","https://openalex.org/W2139085913","https://openalex.org/W2144004661","https://openalex.org/W2160042770","https://openalex.org/W2162567463","https://openalex.org/W2164247919","https://openalex.org/W2419236625","https://openalex.org/W3193822651","https://openalex.org/W4387486061","https://openalex.org/W4391640275"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052"],"abstract_inverted_index":{"An":[0],"algorithmic":[1],"pattern":[2,32,75,95],"generator":[3,96],"(ALPG)":[4],"has":[5],"been":[6],"developed":[7],"within":[8],"automatic":[9],"test":[10,19,31,74],"equipment":[11],"(ATE)":[12],"due":[13,87],"to":[14,88,140,169],"the":[15,24,30,34,45,52,55,59,73,81,89,125,132,142,150,159,170],"extensive":[16],"number":[17],"of":[18,54,72],"patterns":[20],"required":[21],"for":[22,76,91,98,110,128],"testing":[23,113],"memories.":[25],"Since":[26],"shared-resource":[27,172],"ALPG":[28,63,109,119,152,162],"generates":[29],"using":[33],"same":[35],"arithmetic":[36,56],"instruction":[37,93],"and":[38,94,124,130],"timing":[39],"across":[40],"multiple":[41,137],"input/output":[42],"(I/O)":[43],"pins,":[44],"maximum":[46],"operating":[47],"frequency":[48],"is":[49,84,114],"limited":[50],"by":[51,68],"delay":[53],"operation.":[57],"On":[58],"other":[60],"hand,":[61],"per-pin":[62,108,118,161],"can":[64,120,153],"achieve":[65,121,154],"high-speed":[66,111,122],"operations":[67],"generating":[69],"one":[70],"bit":[71],"each":[77,99],"I/O":[78,100,138],"pin.":[79,101],"However,":[80],"hardware":[82,126,143,166],"cost":[83,167],"significantly":[85],"increased":[86],"need":[90],"individual":[92],"(PG)":[97],"To":[102],"address":[103],"these":[104],"limitations,":[105],"a":[106,155,164],"cost-effective":[107],"memory":[112],"proposed.":[115],"The":[116,145],"proposed":[117,151],"operations,":[123],"resources":[127],"storing":[129],"decoding":[131],"instructions":[133],"are":[134],"shared":[135],"among":[136],"pins":[139],"reduce":[141],"cost.":[144],"experimental":[146],"results":[147],"indicate":[148],"that":[149],"higher":[156],"speed":[157],"than":[158],"conventional":[160,171],"with":[163],"reasonable":[165],"comparable":[168],"ALPG.":[173]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2}],"updated_date":"2026-08-11T07:18:39.950985","created_date":"2025-10-10T00:00:00"}