{"id":"https://openalex.org/W4404370721","doi":"https://doi.org/10.1109/tvlsi.2024.3480997","title":"SMBHA: A System-Level Multicore BGV Hardware Accelerator Based on FPGA","display_name":"SMBHA: A System-Level Multicore BGV Hardware Accelerator Based on FPGA","publication_year":2024,"publication_date":"2024-11-14","ids":{"openalex":"https://openalex.org/W4404370721","doi":"https://doi.org/10.1109/tvlsi.2024.3480997"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2024.3480997","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3480997","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Jia-Li Duan","orcid":"https://orcid.org/0009-0007-2354-1044"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jia-Li Duan","raw_affiliation_strings":["School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0007-2354-1044","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115603649","display_name":"Chi Zhang","orcid":"https://orcid.org/0000-0002-3554-8418"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chi Zhang","raw_affiliation_strings":["Shanghai Fudan Microelectronics Group Company Ltd., Shanghai, China","Shanghai Fudan Microelectronics Group Company Ltd, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shanghai Fudan Microelectronics Group Company Ltd., Shanghai, China","institution_ids":["https://openalex.org/I4210132426"]},{"raw_affiliation_string":"Shanghai Fudan Microelectronics Group Company Ltd, Shanghai, China","institution_ids":["https://openalex.org/I4210132426"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100434965","display_name":"Lihui Wang","orcid":"https://orcid.org/0000-0001-8679-8049"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li-Hui Wang","raw_affiliation_strings":["Shanghai Fudan Microelectronics Group Company Ltd., Shanghai, China","Shanghai Fudan Microelectronics Group Company Ltd, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shanghai Fudan Microelectronics Group Company Ltd., Shanghai, China","institution_ids":["https://openalex.org/I4210132426"]},{"raw_affiliation_string":"Shanghai Fudan Microelectronics Group Company Ltd, Shanghai, China","institution_ids":["https://openalex.org/I4210132426"]}]},{"author_position":"last","author":{"id":null,"display_name":"Lei Shen","orcid":"https://orcid.org/0009-0000-3191-0312"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lei Shen","raw_affiliation_strings":["School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0000-3191-0312","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6458,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.66205128,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":"33","issue":"2","first_page":"546","last_page":"557"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9860000014305115,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9860000014305115,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9200999736785889,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7389147281646729},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5866766571998596},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5025548934936523},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43675389885902405},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4233630299568176},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.349372535943985},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.29599207639694214}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7389147281646729},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5866766571998596},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5025548934936523},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43675389885902405},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4233630299568176},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.349372535943985},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.29599207639694214}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2024.3480997","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3480997","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1498685334","https://openalex.org/W2177209050","https://openalex.org/W2768174108","https://openalex.org/W2979557494","https://openalex.org/W3012235108","https://openalex.org/W3013093367","https://openalex.org/W3019884349","https://openalex.org/W3083249310","https://openalex.org/W3084652823","https://openalex.org/W3159746013","https://openalex.org/W3203693205","https://openalex.org/W3207326900","https://openalex.org/W3216360301","https://openalex.org/W4205474236","https://openalex.org/W4206238612","https://openalex.org/W4225468027","https://openalex.org/W4243564683","https://openalex.org/W4281609193","https://openalex.org/W4307823778","https://openalex.org/W4310480228","https://openalex.org/W4312354051","https://openalex.org/W4312578262","https://openalex.org/W4313855966","https://openalex.org/W4360831809","https://openalex.org/W4360831815","https://openalex.org/W4386178380","https://openalex.org/W4386328210","https://openalex.org/W4386942772","https://openalex.org/W4387918108","https://openalex.org/W4389664577","https://openalex.org/W4390872229","https://openalex.org/W4391661643","https://openalex.org/W4392753673","https://openalex.org/W6606067566"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W3023876411","https://openalex.org/W123152114"],"abstract_inverted_index":{"Fully":[0],"homomorphic":[1,111,159,165],"encryption":[2,160],"(FHE)":[3],"enables":[4],"calculations":[5],"on":[6,52,122],"encrypted":[7,150],"data":[8,72],"and":[9,30,90,164,184],"is":[10,68,83,106,120],"a":[11,64,101,128],"crucial":[12],"foundation":[13],"for":[14],"achieving":[15,127],"privacy":[16],"computing.":[17],"However,":[18],"the":[19,41,59,93,154],"high":[20],"computation":[21],"overhead":[22],"restricts":[23],"its":[24,33],"widespread":[25],"application.":[26],"Even":[27],"after":[28],"algorithm":[29,82],"software":[31],"optimization,":[32],"processing":[34,103],"speed":[35],"remains":[36],"low.":[37],"This":[38],"article":[39,119],"proposes":[40],"first":[42],"practical":[43],"system-level":[44],"multicore":[45],"Brakerski-Gentry-Vaikuntanathan":[46],"(BGV)":[47],"hardware":[48],"acceleration":[49],"scheme":[50],"based":[51],"field-programmable":[53],"gate":[54],"array":[55],"(FPGA).":[56],"By":[57],"analyzing":[58],"bottleneck":[60],"of":[61,113,117,130,158,169],"system":[62,156],"acceleration,":[63],"hierarchical":[65],"storage":[66],"structure":[67],"introduced":[69],"to":[70,95,135],"reduce":[71],"movement.":[73],"A":[74],"novel":[75],"4-2":[76],"mixed-radix":[77],"number":[78],"theoretic":[79],"transform":[80],"(NTT)":[81],"proposed,":[84],"allowing":[85],"flexible":[86],"switching":[87],"between":[88],"radix-4":[89],"radix-2,":[91],"with":[92,148],"ability":[94],"reuse":[96],"twiddle":[97],"factors.":[98],"In":[99],"addition,":[100],"reconfigurable":[102],"element":[104],"(PE)":[105],"proposed":[107],"that":[108],"supports":[109],"all":[110],"operations":[112],"BGV.":[114],"The":[115],"design":[116],"this":[118],"evaluated":[121],"Xilinx":[123],"Virtex7":[124],"series":[125],"FPGA,":[126],"throughput":[129],"NTT/inverse":[131],"NTT":[132],"(INTT)":[133],"up":[134],"<inline-formula":[136,170,177,185],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[137,171,178,186],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[138,172,179,187],"<tex-math":[139,173,180,188],"notation=\"LaTeX\">$14\\times":[140],"$":[141,175,182,190],"</tex-math></inline-formula>":[142],"higher":[143],"than":[144],"previous":[145],"designs.":[146],"Compared":[147],"simple":[149],"arithmetic":[151],"library":[152],"(SEAL),":[153],"full":[155],"performances":[157],"(ENC),":[161],"decryption":[162],"(DEC),":[163],"multiplication":[166],"achieve":[167],"improvements":[168],"notation=\"LaTeX\">$13.9\\times":[174],"</tex-math></inline-formula>,":[176,183,191],"notation=\"LaTeX\">$7.07\\times":[181],"notation=\"LaTeX\">$16.6\\times":[189],"respectively.":[192]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}