{"id":"https://openalex.org/W4403758733","doi":"https://doi.org/10.1109/tvlsi.2024.3478846","title":"Electrical and Thermal Characteristics Optimization in Interposer-Based 2.5-D Integrated Circuits","display_name":"Electrical and Thermal Characteristics Optimization in Interposer-Based 2.5-D Integrated Circuits","publication_year":2024,"publication_date":"2024-10-25","ids":{"openalex":"https://openalex.org/W4403758733","doi":"https://doi.org/10.1109/tvlsi.2024.3478846"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2024.3478846","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3478846","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049352548","display_name":"Changle Zhi","orcid":"https://orcid.org/0000-0003-3156-0564"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Changle Zhi","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0003-3156-0564","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Gang Dong","orcid":"https://orcid.org/0000-0001-6557-2286"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Gang Dong","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0001-6557-2286","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109672249","display_name":"Deguang Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Deguang Yang","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0009-0009-0316-3474","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059052067","display_name":"Daihang Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Daihang Liu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yinghao Feng","orcid":"https://orcid.org/0009-0006-0648-153X"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yinghao Feng","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0009-0006-0648-153X","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yang Wang","orcid":"https://orcid.org/0000-0001-6882-4637"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yang Wang","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0001-6882-4637","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101667716","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0002-7764-1928","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":1.1172,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.76137519,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":"33","issue":"3","first_page":"627","last_page":"637"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12224","display_name":"Nanofabrication and Lithography Techniques","score":0.9901999831199646,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9865999817848206,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.7767100930213928},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.6087396740913391},{"id":"https://openalex.org/keywords/thermal","display_name":"Thermal","score":0.5727559328079224},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4997701644897461},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4822552800178528},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4183160662651062},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.39656922221183777},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3704446852207184},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.25133734941482544},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23303428292274475},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.14135155081748962},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.13247725367546082}],"concepts":[{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.7767100930213928},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.6087396740913391},{"id":"https://openalex.org/C204530211","wikidata":"https://www.wikidata.org/wiki/Q752823","display_name":"Thermal","level":2,"score":0.5727559328079224},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4997701644897461},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4822552800178528},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4183160662651062},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.39656922221183777},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3704446852207184},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.25133734941482544},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23303428292274475},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.14135155081748962},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13247725367546082},{"id":"https://openalex.org/C153294291","wikidata":"https://www.wikidata.org/wiki/Q25261","display_name":"Meteorology","level":1,"score":0.0},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2024.3478846","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3478846","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8399999737739563,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G1981401797","display_name":null,"funder_award_id":"U23A20291","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G2320218852","display_name":null,"funder_award_id":"62021004","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G783504360","display_name":null,"funder_award_id":"2023YFF0616600","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"},{"id":"https://openalex.org/G8921095769","display_name":null,"funder_award_id":"62404171","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1977544858","https://openalex.org/W2023845283","https://openalex.org/W2026552993","https://openalex.org/W2096844335","https://openalex.org/W2116494573","https://openalex.org/W2160837841","https://openalex.org/W2442236248","https://openalex.org/W2543638875","https://openalex.org/W2545122327","https://openalex.org/W2588739200","https://openalex.org/W2625793319","https://openalex.org/W2745309745","https://openalex.org/W2955846812","https://openalex.org/W2971531823","https://openalex.org/W2971613094","https://openalex.org/W3003453067","https://openalex.org/W3008954557","https://openalex.org/W3016212306","https://openalex.org/W3048109806","https://openalex.org/W3080132014","https://openalex.org/W3130425349","https://openalex.org/W3138127920","https://openalex.org/W3183394489","https://openalex.org/W3199896046","https://openalex.org/W4210580908","https://openalex.org/W4213079544","https://openalex.org/W4213278091","https://openalex.org/W4226400485","https://openalex.org/W4285113697","https://openalex.org/W4285259478","https://openalex.org/W4312250604","https://openalex.org/W4317761508","https://openalex.org/W4367185678","https://openalex.org/W4392607785","https://openalex.org/W4401069764"],"related_works":["https://openalex.org/W2037416628","https://openalex.org/W2073725000","https://openalex.org/W2789752821","https://openalex.org/W2205502757","https://openalex.org/W2235483886","https://openalex.org/W1480508001","https://openalex.org/W2333804548","https://openalex.org/W1990828594","https://openalex.org/W3215142653","https://openalex.org/W4241196849"],"abstract_inverted_index":{"In":[0,188],"this":[1,216],"work,":[2],"a":[3,67,108,144],"comprehensive":[4],"analysis":[5,70],"and":[6,11,32,47,59,85,96,113,129,134,143,159,180,213],"optimization":[7],"method":[8,71,84,90,168],"of":[9,107,173,225],"electrical":[10,105,133,214],"thermal":[12,60,69,82,89,135,178,212],"characteristics":[13,62,106],"in":[14,137,211],"2.5-D":[15,117,139,227],"integrated":[16,26],"circuits":[17],"(ICs)":[18],"is":[19,76,148,200],"performed,":[20],"including":[21,119],"rapid":[22,68],"heat":[23,74],"distribution":[24,61],"modeling,":[25,31,215],"voltage":[27],"regulator":[28],"(IVR)":[29],"chip":[30],"power":[33,205],"delivery":[34],"network":[35],"(PDN)":[36],"modeling.":[37],"Based":[38],"on":[39,184],"the":[40,53,80,93,98,104,115,138,155,171,189,197,204,223],"proposed":[41,77],"method,":[42],"chiplet":[43],"placement,":[44,46],"decoupling":[45,127],"IVR":[48,57],"parameter":[49,160],"settings":[50,161],"that":[51,196],"compromise":[52],"total":[54],"PDN":[55],"impedance,":[56,58,175],"can":[63,193],"be":[64,194],"obtained.":[65],"First,":[66],"for":[72,170,222],"multiple":[73],"sources":[75],"by":[78],"integrating":[79],"equivalent":[81],"resistance":[83],"commercial":[86],"tools.":[87],"The":[88,132],"significantly":[91],"improves":[92],"computational":[94],"efficiency":[95],"reduces":[97],"memory":[99],"usage.":[100],"Then,":[101],"we":[102],"analyze":[103],"typical":[109],"low":[110],"dropout":[111],"(LDO)":[112],"model":[114],"complete":[116],"PDN,":[118],"interposers,":[120],"chiplets,":[121],"IVRs,":[122],"through-silicon":[123],"vias":[124],"(TSVs),":[125],"bumps,":[126],"capacitors,":[128],"other":[130,181],"components.":[131],"problems":[136],"system":[140],"are":[141,162],"formulated":[142],"Metropolis":[145],"rule-based":[146],"algorithm":[147],"used":[149],"to":[150],"derive":[151],"optimal":[152,156],"solutions.":[153],"Finally,":[154],"placement":[157],"schemes":[158],"iterated":[163],"under":[164],"different":[165],"constraints.":[166],"This":[167],"allows":[169],"adjustment":[172],"target":[174],"noise":[176],"current,":[177],"limit,":[179],"constraints":[182],"based":[183],"varying":[185],"practical":[186],"situations.":[187],"time-domain":[190],"analysis,":[191],"it":[192],"found":[195],"capacitance":[198],"value":[199],"reduced":[201],"while":[202],"maintaining":[203],"supply":[206],"performance.":[207],"With":[208],"high":[209],"accuracy":[210],"work":[217],"provides":[218],"an":[219],"in-depth":[220],"reference":[221],"co-design":[224],"chiplet-based":[226],"ICs.":[228]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":6}],"updated_date":"2026-08-01T09:00:35.917206","created_date":"2025-10-10T00:00:00"}