{"id":"https://openalex.org/W4403446978","doi":"https://doi.org/10.1109/tvlsi.2024.3472095","title":"A Real-Time Rotation Calibration for Interchannel Offset Mismatch in Time-Interleaved SAR ADCs","display_name":"A Real-Time Rotation Calibration for Interchannel Offset Mismatch in Time-Interleaved SAR ADCs","publication_year":2024,"publication_date":"2024-10-16","ids":{"openalex":"https://openalex.org/W4403446978","doi":"https://doi.org/10.1109/tvlsi.2024.3472095"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2024.3472095","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3472095","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Yixiao Luo","orcid":"https://orcid.org/0009-0001-4666-5871"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yixiao Luo","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0009-0001-4666-5871","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077372163","display_name":"Hongzhi Liang","orcid":"https://orcid.org/0000-0001-6609-9486"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongzhi Liang","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0001-6609-9486","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056306022","display_name":"Zeyu Peng","orcid":"https://orcid.org/0000-0003-3091-1537"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zeyu Peng","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038237100","display_name":"Yukui Yu","orcid":"https://orcid.org/0000-0001-5918-0323"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yukui Yu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Shubin Liu","orcid":"https://orcid.org/0000-0002-9942-0069"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shubin Liu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0002-9942-0069","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029968632","display_name":"Ruixue Ding","orcid":"https://orcid.org/0000-0001-9296-535X"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ruixue Ding","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0001-9296-535X","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039575274","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0002-7764-1928","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":0.9998,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.71962538,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"33","issue":"3","first_page":"897","last_page":"901"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.7831942439079285},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.5624755024909973},{"id":"https://openalex.org/keywords/utc-offset","display_name":"UTC offset","score":0.45645543932914734},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4404887855052948},{"id":"https://openalex.org/keywords/rotation","display_name":"Rotation (mathematics)","score":0.42698413133621216},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.35413461923599243},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.20845133066177368},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.055297285318374634}],"concepts":[{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.7831942439079285},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.5624755024909973},{"id":"https://openalex.org/C185588997","wikidata":"https://www.wikidata.org/wiki/Q187110","display_name":"UTC offset","level":3,"score":0.45645543932914734},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4404887855052948},{"id":"https://openalex.org/C74050887","wikidata":"https://www.wikidata.org/wiki/Q848368","display_name":"Rotation (mathematics)","level":2,"score":0.42698413133621216},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.35413461923599243},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.20845133066177368},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.055297285318374634},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C60229501","wikidata":"https://www.wikidata.org/wiki/Q18822","display_name":"Global Positioning System","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2024.3472095","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3472095","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2320218852","display_name":null,"funder_award_id":"62021004","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G2351528596","display_name":null,"funder_award_id":"62227816","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G4552170216","display_name":null,"funder_award_id":"62161160309","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G4765864460","display_name":null,"funder_award_id":"62261160649","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335787","display_name":"Fundamental Research Funds for the Central Universities","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W2488920222","https://openalex.org/W2592515961","https://openalex.org/W2594509431","https://openalex.org/W2785229656","https://openalex.org/W2801373858","https://openalex.org/W2895383535","https://openalex.org/W2906404755","https://openalex.org/W2907719525","https://openalex.org/W2945563156","https://openalex.org/W3015731725","https://openalex.org/W3045853766","https://openalex.org/W3048442933","https://openalex.org/W3085079992","https://openalex.org/W3090442715","https://openalex.org/W3159537255","https://openalex.org/W3186674224","https://openalex.org/W4206136496","https://openalex.org/W4221082559","https://openalex.org/W4392745718"],"related_works":["https://openalex.org/W4360897432","https://openalex.org/W2150900446","https://openalex.org/W2259446554","https://openalex.org/W2312947700","https://openalex.org/W3143847827","https://openalex.org/W2315263461","https://openalex.org/W2366278364","https://openalex.org/W2944607728","https://openalex.org/W753293653","https://openalex.org/W3090058014"],"abstract_inverted_index":{"This":[0],"brief":[1],"presents":[2],"an":[3,95],"on-chip,":[4],"real-time":[5],"rotation":[6,59],"calibration":[7,29,69],"(RRC)":[8],"technique":[9,39],"aimed":[10],"at":[11,142],"alleviating":[12],"the":[13,34,37,52,57,61,73,76,114,143],"inter-channel":[14],"offset":[15],"mismatch":[16],"in":[17,33,51,68,89,121],"time-interleaved":[18],"(TI)":[19],"successive-approximation":[20],"register":[21],"analog-to-digital":[22],"converter":[23],"(SAR":[24],"ADC).":[25],"By":[26],"leveraging":[27],"auto-rotation":[28],"and":[30,87,93],"self-compensation":[31],"strategies":[32],"analog":[35],"domain,":[36],"proposed":[38,77],"demonstrates":[40],"robust":[41],"performance":[42],"across":[43],"PVT":[44],"variations.":[45],"Two":[46],"additional":[47],"sub-channels":[48],"are":[49],"involved":[50],"TI":[53],"quantization":[54],"mechanism,":[55],"where":[56],"continuous":[58],"of":[60,75,98,116],"sampling":[62],"clock":[63],"distribution":[64],"ensures":[65],"their":[66],"operation":[67],"mode.":[70],"To":[71],"validate":[72,113],"effectiveness":[74],"calibration,":[78],"an$8\\times":[79],"8$bit":[80],"8":[81],"GS/s":[82],"TI-SAR":[83],"ADC":[84,105],"is":[85],"designed":[86],"implemented":[88],"a":[90],"28-nm":[91],"process":[92],"occupies":[94],"active":[96],"area":[97],"0.273":[99],"mm2,":[100],"with":[101],"each":[102],"sub-channel":[103],"SAR":[104],"covering":[106],"only$86\\times":[107],"23~\\mu":[108],"$m.":[109],"Extensive":[110],"simulation":[111],"results":[112],"efficacy":[115],"RRC,":[117],"demonstrating":[118],"significant":[119],"improvements":[120],"dynamic":[122],"performance.":[123],"Specifically,":[124],"SNDR":[125],"increases":[126],"from":[127,135],"37.1":[128],"to":[129,137],"45.4":[130],"dB,":[131,139],"while":[132],"SFDR":[133],"rises":[134],"57.8":[136],"60.7":[138],"as":[140],"observed":[141],"Nyquist":[144],"input":[145],"frequency.":[146]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}