{"id":"https://openalex.org/W4403277435","doi":"https://doi.org/10.1109/tvlsi.2024.3471528","title":"Toggle SOT-MRAM Architecture With Self-Terminating Write Operation","display_name":"Toggle SOT-MRAM Architecture With Self-Terminating Write Operation","publication_year":2024,"publication_date":"2024-10-09","ids":{"openalex":"https://openalex.org/W4403277435","doi":"https://doi.org/10.1109/tvlsi.2024.3471528"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2024.3471528","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3471528","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10366/165858","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108183956","display_name":"Ebenezer C. Usih","orcid":"https://orcid.org/0009-0001-3510-2977"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ebenezer C. Usih","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, TX, USA"],"raw_orcid":"https://orcid.org/0009-0001-3510-2977","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063886574","display_name":"Naimul Hassan","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Naimul Hassan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, TX, USA"],"raw_orcid":"https://orcid.org/0000-0002-1785-8359","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Alexander J. Edwards","orcid":"https://orcid.org/0000-0002-7050-3151"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alexander J. Edwards","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, TX, USA"],"raw_orcid":"https://orcid.org/0000-0002-7050-3151","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042291608","display_name":"Felipe Garc\u00eda\u2010S\u00e1nchez","orcid":"https://orcid.org/0000-0002-3655-4836"},"institutions":[{"id":"https://openalex.org/I184999862","display_name":"Universidad de Salamanca","ror":"https://ror.org/02f40zc51","country_code":"ES","type":"education","lineage":["https://openalex.org/I184999862"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Felipe Garcia-Sanchez","raw_affiliation_strings":["Departamento de F&#x00ED;sica Aplicada, Universidad de Salamanca, Salamanca, Spain"],"raw_orcid":"https://orcid.org/0000-0002-3655-4836","affiliations":[{"raw_affiliation_string":"Departamento de F&#x00ED;sica Aplicada, Universidad de Salamanca, Salamanca, Spain","institution_ids":["https://openalex.org/I184999862"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016666318","display_name":"Pedram Khalili Amiri","orcid":"https://orcid.org/0000-0002-1539-1521"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pedram Khalili Amiri","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Northwestern University, Evanston, IL, USA"],"raw_orcid":"https://orcid.org/0000-0002-1539-1521","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001887370","display_name":"Joseph S. Friedman","orcid":"https://orcid.org/0000-0001-9847-4455"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joseph S. Friedman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, TX, USA"],"raw_orcid":"https://orcid.org/0000-0001-9847-4455","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5108183956"],"corresponding_institution_ids":["https://openalex.org/I162577319"],"apc_list":null,"apc_paid":null,"fwci":0.2003,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.52140496,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"33","issue":"2","first_page":"337","last_page":"345"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12784","display_name":"Modular Robots and Swarm Intelligence","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/2210","display_name":"Mechanical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.7924175262451172},{"id":"https://openalex.org/keywords/normalization-property","display_name":"Normalization property","score":0.7235718369483948},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5919883847236633},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.42527955770492554},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3743032217025757},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3675937056541443},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36753517389297485},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.13772499561309814},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11836409568786621},{"id":"https://openalex.org/keywords/art","display_name":"Art","score":0.1179785430431366}],"concepts":[{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.7924175262451172},{"id":"https://openalex.org/C159333733","wikidata":"https://www.wikidata.org/wiki/Q7051809","display_name":"Normalization property","level":2,"score":0.7235718369483948},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5919883847236633},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.42527955770492554},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3743032217025757},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3675937056541443},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36753517389297485},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.13772499561309814},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11836409568786621},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.1179785430431366},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2024.3471528","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3471528","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:gredos.usal.es:10366/165858","is_oa":true,"landing_page_url":"http://hdl.handle.net/10366/165858","pdf_url":null,"source":{"id":"https://openalex.org/S4377196290","display_name":"Gredos (University of Salamanca)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I184999862","host_organization_name":"Universidad de Salamanca","host_organization_lineage":["https://openalex.org/I184999862"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/draft"}],"best_oa_location":{"id":"pmh:oai:gredos.usal.es:10366/165858","is_oa":true,"landing_page_url":"http://hdl.handle.net/10366/165858","pdf_url":null,"source":{"id":"https://openalex.org/S4377196290","display_name":"Gredos (University of Salamanca)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I184999862","host_organization_name":"Universidad de Salamanca","host_organization_lineage":["https://openalex.org/I184999862"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/draft"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4068040588","display_name":null,"funder_award_id":"2106562","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G5147616368","display_name":null,"funder_award_id":"2146439","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G8836526506","display_name":null,"funder_award_id":"1919109","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W1004549622","https://openalex.org/W1945487172","https://openalex.org/W1978910126","https://openalex.org/W1996966785","https://openalex.org/W2010202670","https://openalex.org/W2017028589","https://openalex.org/W2025550430","https://openalex.org/W2055134231","https://openalex.org/W2060655153","https://openalex.org/W2105401464","https://openalex.org/W2142805504","https://openalex.org/W2148003211","https://openalex.org/W2148274083","https://openalex.org/W2148830790","https://openalex.org/W2153160151","https://openalex.org/W2331568221","https://openalex.org/W2344843266","https://openalex.org/W2612484053","https://openalex.org/W2790030313","https://openalex.org/W2790297744","https://openalex.org/W2799482983","https://openalex.org/W2804751403","https://openalex.org/W2811045072","https://openalex.org/W2942751046","https://openalex.org/W2950148293","https://openalex.org/W3086422614","https://openalex.org/W3089082827","https://openalex.org/W3104870461","https://openalex.org/W3145224193","https://openalex.org/W3193647513","https://openalex.org/W4206275435","https://openalex.org/W4221041985","https://openalex.org/W4232270958","https://openalex.org/W4244242927","https://openalex.org/W4317793297","https://openalex.org/W4317793570","https://openalex.org/W4317794244","https://openalex.org/W4360606093","https://openalex.org/W4390747940","https://openalex.org/W6676381934","https://openalex.org/W6800874877"],"related_works":["https://openalex.org/W3146164987","https://openalex.org/W2086829516","https://openalex.org/W2141626281","https://openalex.org/W2472395098","https://openalex.org/W1641143370","https://openalex.org/W2128922810","https://openalex.org/W1908441109","https://openalex.org/W1579280934","https://openalex.org/W2047360450","https://openalex.org/W1559627622"],"abstract_inverted_index":{"Toggle":[0],"spin-orbit":[1],"torque":[2],"(SOT)-driven":[3],"magnetoresistive":[4],"random":[5],"access":[6],"memory":[7,53,112],"(MRAM)":[8],"with":[9],"perpendicular":[10],"anisotropy":[11],"has":[12],"a":[13,25,51,60,65,96],"simple":[14],"material":[15],"stack":[16],"and":[17,64,88,103],"is":[18,28],"more":[19],"robust":[20],"than":[21],"directional":[22,36],"SOT-MRAM.":[23],"However,":[24],"read-before-write":[26],"operation":[27],"required":[29],"to":[30,40],"use":[31],"the":[32,42,90,101,115],"toggle":[33,56,91],"SOT-MRAM":[34,57,92],"for":[35,55,119],"switching,":[37],"which":[38],"threatens":[39],"increase":[41],"write":[43,89,104],"delay.":[44],"To":[45],"resolve":[46],"these":[47],"issues,":[48],"we":[49],"propose":[50],"high-speed":[52],"architecture":[54,113],"that":[58,78,85],"includes":[59],"minimum-sized":[61],"bit":[62,93],"cell":[63,94],"custom":[66],"read-write":[67],"driver.":[68],"The":[69],"proposed":[70],"driver":[71],"induces":[72],"an":[73,81],"analog":[74,82],"self-terminating":[75],"SOT":[76],"current":[77],"functions":[79],"via":[80],"feedback":[83],"mechanism":[84],"can":[86],"read":[87,102],"within":[95,108],"single":[97],"clock":[98],"cycle.":[99],"As":[100],"operations":[105],"are":[106],"completed":[107],"570":[109],"ps,":[110],"this":[111],"provides":[114],"first":[116],"viable":[117],"solution":[118],"nonvolatile":[120],"L3":[121],"cache.":[122]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-12-23T23:11:35.936235","created_date":"2025-10-10T00:00:00"}
