{"id":"https://openalex.org/W4402806769","doi":"https://doi.org/10.1109/tvlsi.2024.3458062","title":"Bitstream Database-Driven FPGA Programming Flow Based on Standard OpenCL","display_name":"Bitstream Database-Driven FPGA Programming Flow Based on Standard OpenCL","publication_year":2024,"publication_date":"2024-09-24","ids":{"openalex":"https://openalex.org/W4402806769","doi":"https://doi.org/10.1109/tvlsi.2024.3458062"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2024.3458062","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3458062","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/tvlsi.2024.3458062","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063912417","display_name":"Topi Lepp\u00e4nen","orcid":"https://orcid.org/0000-0001-8795-7435"},"institutions":[{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Topi Lepp\u00e4nen","raw_affiliation_strings":["Faculty of Information Technology and Communication Sciences, Tampere University, Tampere, Finland"],"raw_orcid":"https://orcid.org/0000-0001-8795-7435","affiliations":[{"raw_affiliation_string":"Faculty of Information Technology and Communication Sciences, Tampere University, Tampere, Finland","institution_ids":["https://openalex.org/I166825849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066573744","display_name":"Leevi Lepp\u00e4nen","orcid":"https://orcid.org/0009-0003-2210-0619"},"institutions":[{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Leevi Lepp\u00e4nen","raw_affiliation_strings":["Faculty of Information Technology and Communication Sciences, Tampere University, Tampere, Finland"],"raw_orcid":"https://orcid.org/0009-0003-2210-0619","affiliations":[{"raw_affiliation_string":"Faculty of Information Technology and Communication Sciences, Tampere University, Tampere, Finland","institution_ids":["https://openalex.org/I166825849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005044811","display_name":"Joonas Multanen","orcid":"https://orcid.org/0000-0003-4438-2031"},"institutions":[{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Joonas Multanen","raw_affiliation_strings":["Faculty of Information Technology and Communication Sciences, Tampere University, Tampere, Finland"],"raw_orcid":"https://orcid.org/0000-0003-4438-2031","affiliations":[{"raw_affiliation_string":"Faculty of Information Technology and Communication Sciences, Tampere University, Tampere, Finland","institution_ids":["https://openalex.org/I166825849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050272735","display_name":"Pekka J\u00e4\u00e4skel\u00e4inen","orcid":"https://orcid.org/0000-0001-5707-8544"},"institutions":[{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Pekka J\u00e4\u00e4skel\u00e4inen","raw_affiliation_strings":["Faculty of Information Technology and Communication Sciences, Tampere University, Tampere, Finland"],"raw_orcid":"https://orcid.org/0000-0001-5707-8544","affiliations":[{"raw_affiliation_string":"Faculty of Information Technology and Communication Sciences, Tampere University, Tampere, Finland","institution_ids":["https://openalex.org/I166825849"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I166825849"],"apc_list":null,"apc_paid":null,"fwci":0.8146,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.73160422,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"32","issue":"12","first_page":"2257","last_page":"2268"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9426000118255615,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9426000118255615,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9352999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.8831549286842346},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8463603258132935},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6843171715736389},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4443761706352234},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.44053083658218384},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4346049427986145},{"id":"https://openalex.org/keywords/flow","display_name":"Flow (mathematics)","score":0.4248141646385193},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39531153440475464},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.3740156292915344},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3698652386665344}],"concepts":[{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.8831549286842346},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8463603258132935},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6843171715736389},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4443761706352234},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.44053083658218384},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4346049427986145},{"id":"https://openalex.org/C38349280","wikidata":"https://www.wikidata.org/wiki/Q1434290","display_name":"Flow (mathematics)","level":2,"score":0.4248141646385193},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39531153440475464},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.3740156292915344},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3698652386665344},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2024.3458062","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3458062","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:trepo.tuni.fi:10024/212103","is_oa":true,"landing_page_url":"https://trepo.tuni.fi/handle/10024/212103","pdf_url":null,"source":{"id":"https://openalex.org/S7407055260","display_name":"Trepo - Institutional Repository of Tampere University","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"publishedVersion"}],"best_oa_location":{"id":"doi:10.1109/tvlsi.2024.3458062","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3458062","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W2052930524","https://openalex.org/W2082061787","https://openalex.org/W2096081777","https://openalex.org/W2128120785","https://openalex.org/W2150022482","https://openalex.org/W2151758817","https://openalex.org/W2171429297","https://openalex.org/W2282596709","https://openalex.org/W2293470376","https://openalex.org/W2521149585","https://openalex.org/W3011348040","https://openalex.org/W3033144124","https://openalex.org/W3085331912","https://openalex.org/W3108085245","https://openalex.org/W3159369031","https://openalex.org/W3203572021","https://openalex.org/W4247461773","https://openalex.org/W4306949317","https://openalex.org/W4312490412","https://openalex.org/W4316654724","https://openalex.org/W4384929389","https://openalex.org/W4388405314"],"related_works":["https://openalex.org/W4319430423","https://openalex.org/W4390224957","https://openalex.org/W4323831234","https://openalex.org/W2544043553","https://openalex.org/W2121309702","https://openalex.org/W1982685694","https://openalex.org/W49599899","https://openalex.org/W4311839959","https://openalex.org/W3217774925","https://openalex.org/W2040087757"],"abstract_inverted_index":{"Field-programmable":[0],"gate":[1],"array":[2],"(FPGA)":[3],"vendors":[4,31,225],"provide":[5],"high-level":[6],"synthesis":[7],"(HLS)":[8],"compilers":[9],"with":[10,59,180,244],"accompanying":[11],"OpenCL":[12,74,87,118,147,198,247],"runtimes":[13,27],"to":[14,43,70,76,97,158,189,220,230],"enable":[15],"easier":[16],"use":[17,71],"of":[18,126,212],"their":[19],"devices":[20,46],"by":[21,29,216],"non-hardware":[22],"experts.":[23],"However,":[24],"the":[25,30,36,64,72,85,99,133,137,171,174,178,181,194,206,218,245],"current":[26,195],"provided":[28],"are":[32],"not":[33],"OpenCL-compliant,":[34],"limiting":[35],"application":[37],"portability":[38,83],"and":[39,105,150,176,227,229,236,239],"making":[40],"it":[41,186],"difficult":[42],"integrate":[44],"FPGA":[45,55,78,114,134,156,162,196,233],"in":[47],"heterogeneous":[48],"computing":[49],"platforms.":[50],"We":[51,183],"propose":[52],"an":[53],"automated":[54,161],"management":[56],"tool":[57,164],"AFOCL,":[58],"a":[60,123,129,140,151],"guiding":[61],"principle":[62],"that":[63,185],"software":[65,141,207],"programmer":[66],"should":[67],"only":[68],"need":[69],"standard":[73],"API":[75],"manage":[77],"acceleration":[79],"tasks.":[80],"This":[81,121],"improves":[82],"since":[84],"same":[86,100,246],"program":[88],"will":[89],"work":[90],"on":[91,112],"any":[92],"OpenCL-compliant":[93],"computation":[94,144],"device":[95],"able":[96],"execute":[98],"kernels,":[101,149],"including":[102],"CPUs,":[103],"GPUs,":[104],"FPGAs.":[106],"The":[107,160,209],"proposed":[108],"approach":[109],"is":[110,187,214],"based":[111],"pre-optimized":[113],"bitstreams":[115,135],"implementing":[116],"well-defined":[117],"built-in":[119,148],"kernels.":[120],"enables":[122],"clean":[124],"separation":[125],"responsibilities":[127],"between":[128],"hardware":[130],"developer":[131,142],"preparing":[132],"containing":[136],"kernel":[138],"implementations,":[139,199],"launching":[143],"tasks":[145],"as":[146,168,193],"bitstream":[152,166],"distributor":[153],"providing":[154],"preoptimized":[155],"IPs":[157],"end-users.":[159],"programming":[163],"fetches":[165],"files":[167],"needed":[169],"from":[170,205,222],"distributor,":[172],"reconfigures":[173],"FPGA,":[175],"manages":[177],"communication":[179],"accelerator.":[182],"demonstrate":[184],"possible":[188],"achieve":[190],"similar":[191],"performance":[192],"vendor":[197],"while":[200],"abstracting":[201],"all":[202,241],"FPGA-specific":[203],"details":[204],"programmer.":[208],"cross-vendor":[210],"potential":[211],"AFOCL":[213],"shown":[215],"porting":[217],"implementation":[219],"FPGAs":[221],"two":[223,231],"different":[224,232],"(AMD":[226],"Altera),":[228],"types":[234],"[PCIe":[235],"system-on-chip":[237],"(SoC)],":[238],"controlling":[240],"these":[242],"systems":[243],"host":[248],"program.":[249]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2}],"updated_date":"2025-12-27T23:08:20.325037","created_date":"2025-10-10T00:00:00"}