{"id":"https://openalex.org/W4402742291","doi":"https://doi.org/10.1109/tvlsi.2024.3454431","title":"Keelhaul: Processor-Driven Chip Connectivity and Memory Map Metadata Validator for Large Systems-on-Chip","display_name":"Keelhaul: Processor-Driven Chip Connectivity and Memory Map Metadata Validator for Large Systems-on-Chip","publication_year":2024,"publication_date":"2024-09-23","ids":{"openalex":"https://openalex.org/W4402742291","doi":"https://doi.org/10.1109/tvlsi.2024.3454431"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2024.3454431","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3454431","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004289843","display_name":"Henri Lunnikivi","orcid":"https://orcid.org/0000-0003-4817-2939"},"institutions":[{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Henri Lunnikivi","raw_affiliation_strings":["Unit of Computing Sciences, Tampere University, Tampere, Finland"],"raw_orcid":"https://orcid.org/0000-0003-4817-2939","affiliations":[{"raw_affiliation_string":"Unit of Computing Sciences, Tampere University, Tampere, Finland","institution_ids":["https://openalex.org/I166825849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104193777","display_name":"Roni H\u00e4m\u00e4l\u00e4inen","orcid":null},"institutions":[{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Roni H\u00e4m\u00e4l\u00e4inen","raw_affiliation_strings":["Unit of Computing Sciences, Tampere University, Tampere, Finland"],"raw_orcid":"https://orcid.org/0009-0008-2184-0590","affiliations":[{"raw_affiliation_string":"Unit of Computing Sciences, Tampere University, Tampere, Finland","institution_ids":["https://openalex.org/I166825849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102937415","display_name":"Timo D. H\u00e4m\u00e4l\u00e4inen","orcid":"https://orcid.org/0000-0002-7867-0800"},"institutions":[{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Timo D. H\u00e4m\u00e4l\u00e4inen","raw_affiliation_strings":["Unit of Computing Sciences, Tampere University, Tampere, Finland"],"raw_orcid":"https://orcid.org/0000-0002-7867-0800","affiliations":[{"raw_affiliation_string":"Unit of Computing Sciences, Tampere University, Tampere, Finland","institution_ids":["https://openalex.org/I166825849"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6244,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.70550886,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":"32","issue":"12","first_page":"2269","last_page":"2280"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9890999794006348,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9890999794006348,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9715999960899353,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9707000255584717,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/validator","display_name":"Validator","score":0.9405370950698853},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6960840225219727},{"id":"https://openalex.org/keywords/metadata","display_name":"Metadata","score":0.6409536600112915},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.618967592716217},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3208514451980591},{"id":"https://openalex.org/keywords/world-wide-web","display_name":"World Wide Web","score":0.23176109790802002},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07027259469032288}],"concepts":[{"id":"https://openalex.org/C35292069","wikidata":"https://www.wikidata.org/wiki/Q1575458","display_name":"Validator","level":2,"score":0.9405370950698853},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6960840225219727},{"id":"https://openalex.org/C93518851","wikidata":"https://www.wikidata.org/wiki/Q180160","display_name":"Metadata","level":2,"score":0.6409536600112915},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.618967592716217},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3208514451980591},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.23176109790802002},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07027259469032288}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2024.3454431","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3454431","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:trepo.tuni.fi:10024/211861","is_oa":false,"landing_page_url":"https://trepo.tuni.fi/handle/10024/211861","pdf_url":null,"source":{"id":"https://openalex.org/S7407055260","display_name":"Trepo - Institutional Repository of Tampere University","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6200000047683716}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1842847600","https://openalex.org/W1983394510","https://openalex.org/W2102652875","https://openalex.org/W2114809327","https://openalex.org/W2563480821","https://openalex.org/W2768607776","https://openalex.org/W4206122868","https://openalex.org/W4313484901","https://openalex.org/W6776479373"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W4318683744","https://openalex.org/W2910132097","https://openalex.org/W4375842390","https://openalex.org/W2383224865","https://openalex.org/W3136330736","https://openalex.org/W4401490379","https://openalex.org/W1600705311","https://openalex.org/W4392754416"],"abstract_inverted_index":{"The":[0,33,52,80],"integration":[1],"of":[2,12,29,139,149,163,170,202],"large-scale":[3,141],"systems-on-chip":[4,215],"warrants":[5],"thorough":[6],"verification":[7],"both":[8],"at":[9,17],"the":[10,13,18,26,37,48,62,76,114,177,180,200],"level":[11],"individual":[14],"component":[15],"and":[16,64,73,93,99,105,122,223],"system":[19],"level.":[20],"In":[21],"this":[22],"article,":[23],"we":[24,145],"address":[25],"automated":[27,124],"testing":[28],"system-level":[30],"memory":[31,50,65,133,224],"maps.":[32],"golden":[34],"reference":[35],"is":[36,55,82],"IEEE":[38],"1685/IP-XACT":[39],"hardware":[40,84],"description,":[41],"which":[42,96,110],"includes":[43],"implementation":[44],"agnostic":[45],"definitions":[46],"for":[47,60,74,119,161,195,219],"global":[49],"map.":[51],"IP-XACT":[53,212],"description":[54],"used":[56,118,209],"as":[57,112],"a":[58,68,103,106,140,147],"specification":[59],"implementing":[61,75],"registers":[63,222],"regions":[66],"in":[67,179,199],"register":[69],"transfer-level":[70],"(RTL)":[71],"language,":[72],"corresponding":[77],"hardware-dependent":[78],"software.":[79],"challenge":[81],"that":[83,127,216],"design":[85],"changes":[86],"might":[87],"not":[88],"always":[89],"propagate":[90],"to":[91,129,182],"firmware":[92,120],"applications":[94],"developers,":[95],"causes":[97],"errors":[98],"faults.":[100],"We":[101],"present":[102],"method":[104],"tool":[107,178],"called":[108],"Keelhaul":[109,206],"takes":[111],"input":[113],"CMSIS-SVD":[115],"format":[116],"commonly":[117],"development":[121,138],"generates":[123],"software":[125],"tests":[126],"attempt":[128],"access":[130],"all":[131],"available":[132],"mapped":[134],"input/output":[135],"registers.":[136],"During":[137],"research-focused":[142,185],"multiprocessor":[143],"system-on-chip,":[144],"ran":[146],"total":[148,169],"32":[150],"automatically":[151],"generated":[152,194],"test":[153,159,192],"suites":[154],"per":[155],"pipeline":[156],"comprising":[157],"882":[158],"cases":[160,193],"each":[162,196],"its":[164],"two":[165],"CPU":[166],"subsystems.":[167],"A":[168],"15":[171],"distinct":[172,204],"issues":[173],"were":[174],"found":[175],"by":[176],"lead-up":[181],"tapeout.":[183],"Another":[184],"SoC":[186],"was":[187],"validated":[188],"posttapeout":[189],"with":[190,210],"984":[191],"core,":[197],"resulting":[198],"discovery":[201],"four":[203],"issues.":[205],"can":[207],"be":[208],"any":[211],"or":[213],"CMSIS-SVD-based":[214],"include":[217],"processors":[218],"accessing":[220],"implemented":[221],"regions.":[225]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}