{"id":"https://openalex.org/W4402509247","doi":"https://doi.org/10.1109/tvlsi.2024.3454286","title":"Effective Parallel Redundancy Analysis Using GPU for Memory Repair","display_name":"Effective Parallel Redundancy Analysis Using GPU for Memory Repair","publication_year":2024,"publication_date":"2024-09-13","ids":{"openalex":"https://openalex.org/W4402509247","doi":"https://doi.org/10.1109/tvlsi.2024.3454286"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2024.3454286","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3454286","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114585267","display_name":"Seung Ho Shin","orcid":"https://orcid.org/0009-0002-1153-0034"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seung Ho Shin","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100782289","display_name":"Hayoung Lee","orcid":"https://orcid.org/0000-0002-6868-0829"},"institutions":[{"id":"https://openalex.org/I57664883","display_name":"Ajou University","ror":"https://ror.org/03tzb2h73","country_code":"KR","type":"education","lineage":["https://openalex.org/I57664883"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hayoung Lee","raw_affiliation_strings":["Department of Intelligence Semiconductor Engineering, Ajou University, Suwon-si, Gyeonggi-do, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-6868-0829","affiliations":[{"raw_affiliation_string":"Department of Intelligence Semiconductor Engineering, Ajou University, Suwon-si, Gyeonggi-do, South Korea","institution_ids":["https://openalex.org/I57664883"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068528309","display_name":"Sungho Kang","orcid":"https://orcid.org/0000-0002-7093-2095"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungho Kang","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-7093-2095","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5682,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.68036914,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":97},"biblio":{"volume":"33","issue":"2","first_page":"462","last_page":"474"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.954200029373169,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.954200029373169,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9524999856948853,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9438999891281128,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7552715539932251},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7330127358436584},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6360171437263489},{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.44924798607826233},{"id":"https://openalex.org/keywords/general-purpose-computing-on-graphics-processing-units","display_name":"General-purpose computing on graphics processing units","score":0.43152570724487305},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.19921836256980896},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1281432807445526},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.1281205713748932}],"concepts":[{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7552715539932251},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7330127358436584},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6360171437263489},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.44924798607826233},{"id":"https://openalex.org/C50630238","wikidata":"https://www.wikidata.org/wiki/Q971505","display_name":"General-purpose computing on graphics processing units","level":3,"score":0.43152570724487305},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.19921836256980896},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1281432807445526},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.1281205713748932}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2024.3454286","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3454286","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6399999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G7424216312","display_name":null,"funder_award_id":"20019363","funder_id":"https://openalex.org/F4320321681","funder_display_name":"Ministry of Trade, Industry and Energy"}],"funders":[{"id":"https://openalex.org/F4320321681","display_name":"Ministry of Trade, Industry and Energy","ror":"https://ror.org/008nkqk13"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1567270582","https://openalex.org/W1574562405","https://openalex.org/W1864199185","https://openalex.org/W1922918362","https://openalex.org/W1984875683","https://openalex.org/W1988388144","https://openalex.org/W1994001225","https://openalex.org/W2016939324","https://openalex.org/W2022202167","https://openalex.org/W2027712956","https://openalex.org/W2038176281","https://openalex.org/W2040066907","https://openalex.org/W2078063367","https://openalex.org/W2090877534","https://openalex.org/W2096607693","https://openalex.org/W2097643666","https://openalex.org/W2110902223","https://openalex.org/W2137108044","https://openalex.org/W2155525772","https://openalex.org/W2170901118","https://openalex.org/W2478679151","https://openalex.org/W2531632794","https://openalex.org/W2562062433","https://openalex.org/W2587784056","https://openalex.org/W2762908080","https://openalex.org/W2954856316","https://openalex.org/W2995036598","https://openalex.org/W3003352156","https://openalex.org/W3123810022","https://openalex.org/W3203143386","https://openalex.org/W3213862435","https://openalex.org/W4235914240","https://openalex.org/W4249672558","https://openalex.org/W4250981202","https://openalex.org/W4389371524","https://openalex.org/W4392173812"],"related_works":["https://openalex.org/W1963859303","https://openalex.org/W2364044215","https://openalex.org/W2389600408","https://openalex.org/W240129890","https://openalex.org/W3048701459","https://openalex.org/W3213381848","https://openalex.org/W2149078538","https://openalex.org/W2080146221","https://openalex.org/W2370314112","https://openalex.org/W1912958759"],"abstract_inverted_index":{"The":[0,116,158],"rapid":[1],"increment":[2,10],"of":[3,11,108,147,182],"the":[4,19,43,70,82,106,123,133,138,144,156,173,180,183],"memory":[5,15,20,23,37,59,174],"density":[6],"leads":[7],"to":[8,45,81,126],"an":[9,188],"fault":[12,67,162],"occurrence":[13],"in":[14,69],"cells.":[16],"To":[17,88],"improve":[18,46],"yield,":[21],"effective":[22],"test":[24,30],"and":[25,48,74,85,131,167,192],"repair":[26,111,190],"methodologies":[27],"for":[28,58,110,113,196],"automatic":[29],"equipment":[31],"(ATE)":[32],"have":[33,78],"been":[34,101],"studied.":[35],"Multiple":[36],"chips":[38],"are":[39],"tested":[40],"simultaneously":[41],"by":[42],"ATE":[44],"throughput":[47],"reduce":[49,132],"costs.":[50],"In":[51],"general,":[52],"redundancy":[53],"analysis":[54,86,194],"(RA)":[55],"is":[56,153],"used":[57],"repair.":[60],"However,":[61],"since":[62,150],"conventional":[63],"RA":[64,98,118,185],"methods":[65],"store":[66],"information":[68],"respective":[71],"failure":[72,148],"bitmaps":[73,149],"operate":[75],"sequentially,":[76],"those":[77],"limitations":[79],"due":[80],"high":[83,193],"area":[84],"time.":[87],"address":[89],"these":[90],"problems,":[91],"a":[92],"novel":[93],"graphic":[94],"processing":[95,130],"unit":[96],"(GPU)-based":[97],"method":[99,119,140,186],"has":[100],"proposed":[102,117,139,184],"which":[103],"significantly":[104],"enhances":[105],"efficiency":[107],"searching":[109],"solutions":[112],"multiple":[114,197],"memories.":[115,198],"strategically":[120],"focuses":[121],"on":[122,155],"pivot":[124],"line":[125],"efficiently":[127],"utilize":[128],"parallel":[129],"solution":[134,168],"search":[135],"space.":[136],"Moreover,":[137],"does":[141],"not":[142],"require":[143],"extensive":[145],"use":[146],"all":[151],"process":[152,159,170],"conducted":[154],"GPU.":[157],"involves":[160],"real-time":[161],"collection,":[163],"analysis,":[164],"spare":[165],"allocation,":[166],"decision":[169],"dynamically":[171],"during":[172],"test.":[175],"Experimental":[176],"results":[177],"demonstrate":[178],"that":[179],"performance":[181],"achieves":[187],"optimal":[189],"rate":[191],"speed":[195]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2025-12-27T23:08:20.325037","created_date":"2025-10-10T00:00:00"}