{"id":"https://openalex.org/W4402389265","doi":"https://doi.org/10.1109/tvlsi.2024.3452032","title":"A Novel TriNet Architecture for Enhanced Analog IC Design Automation","display_name":"A Novel TriNet Architecture for Enhanced Analog IC Design Automation","publication_year":2024,"publication_date":"2024-09-10","ids":{"openalex":"https://openalex.org/W4402389265","doi":"https://doi.org/10.1109/tvlsi.2024.3452032"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2024.3452032","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3452032","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/tvlsi.2024.3452032","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002438751","display_name":"Arunkumar P Chavan","orcid":"https://orcid.org/0000-0001-8056-8795"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Arunkumar P Chavan","raw_affiliation_strings":["MMRFIC Technology Pvt., Ltd., Bengaluru, India"],"raw_orcid":"https://orcid.org/0000-0001-8056-8795","affiliations":[{"raw_affiliation_string":"MMRFIC Technology Pvt., Ltd., Bengaluru, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035839263","display_name":"Shrish Shrinath Vaidya","orcid":"https://orcid.org/0009-0006-5438-9500"},"institutions":[{"id":"https://openalex.org/I4389425378","display_name":"R.V. College of Engineering","ror":"https://ror.org/041re0e60","country_code":null,"type":"education","lineage":["https://openalex.org/I4389425378"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shrish Shrinath Vaidya","raw_affiliation_strings":["Department of Electronics and Communication Engineering, R. V. College of Engineering (RVCE), Bengaluru, India"],"raw_orcid":"https://orcid.org/0009-0006-5438-9500","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, R. V. College of Engineering (RVCE), Bengaluru, India","institution_ids":["https://openalex.org/I4389425378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107100042","display_name":"Sanket M. Mantrashetti","orcid":"https://orcid.org/0009-0000-3961-2029"},"institutions":[{"id":"https://openalex.org/I4389425378","display_name":"R.V. College of Engineering","ror":"https://ror.org/041re0e60","country_code":null,"type":"education","lineage":["https://openalex.org/I4389425378"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sanket M. Mantrashetti","raw_affiliation_strings":["Department of Electronics and Communication Engineering, R. V. College of Engineering (RVCE), Bengaluru, India"],"raw_orcid":"https://orcid.org/0009-0000-3961-2029","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, R. V. College of Engineering (RVCE), Bengaluru, India","institution_ids":["https://openalex.org/I4389425378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107100043","display_name":"Abhishek Gurunath Dastikopp","orcid":null},"institutions":[{"id":"https://openalex.org/I4389425378","display_name":"R.V. College of Engineering","ror":"https://ror.org/041re0e60","country_code":null,"type":"education","lineage":["https://openalex.org/I4389425378"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Abhishek Gurunath Dastikopp","raw_affiliation_strings":["Department of Electronics and Communication Engineering, R. V. College of Engineering (RVCE), Bengaluru, India"],"raw_orcid":"https://orcid.org/0009-0005-9474-3298","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, R. V. College of Engineering (RVCE), Bengaluru, India","institution_ids":["https://openalex.org/I4389425378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055356125","display_name":"K. Srirama Murthy","orcid":null},"institutions":[{"id":"https://openalex.org/I4389425378","display_name":"R.V. College of Engineering","ror":"https://ror.org/041re0e60","country_code":null,"type":"education","lineage":["https://openalex.org/I4389425378"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kishan S. Murthy","raw_affiliation_strings":["Department of Electronics and Communication Engineering, R. V. College of Engineering (RVCE), Bengaluru, India"],"raw_orcid":"https://orcid.org/0009-0003-6452-7469","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, R. V. College of Engineering (RVCE), Bengaluru, India","institution_ids":["https://openalex.org/I4389425378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010978598","display_name":"H. V. Ravish Aradhya","orcid":"https://orcid.org/0000-0003-3076-9120"},"institutions":[{"id":"https://openalex.org/I4389425378","display_name":"R.V. College of Engineering","ror":"https://ror.org/041re0e60","country_code":null,"type":"education","lineage":["https://openalex.org/I4389425378"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"H. V. Ravish Aradhya","raw_affiliation_strings":["Department of Electronics and Communication Engineering, R. V. College of Engineering (RVCE), Bengaluru, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, R. V. College of Engineering (RVCE), Bengaluru, India","institution_ids":["https://openalex.org/I4389425378"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085225336","display_name":"Prakash Pawar","orcid":"https://orcid.org/0000-0003-0023-503X"},"institutions":[{"id":"https://openalex.org/I4210152718","display_name":"Indian Institute of Technology Dharwad","ror":"https://ror.org/0509djg30","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210152718"]},{"id":"https://openalex.org/I4387153068","display_name":"Indian Institute of Information Technology Dharwad","ror":"https://ror.org/0237jt454","country_code":null,"type":"education","lineage":["https://openalex.org/I4387153068"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Prakash Pawar","raw_affiliation_strings":["IIIT Dharwad, Dharwad, India"],"raw_orcid":"https://orcid.org/0000-0003-0023-503X","affiliations":[{"raw_affiliation_string":"IIIT Dharwad, Dharwad, India","institution_ids":["https://openalex.org/I4210152718","https://openalex.org/I4387153068"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":{"value":2645,"currency":"USD","value_usd":2645},"fwci":1.3237,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.81214906,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"32","issue":"11","first_page":"2046","last_page":"2059"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5638137459754944},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.56194669008255},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5466135740280151},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5001065731048584},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48660099506378174},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.4127906560897827},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3638417720794678},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.36346176266670227},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.06850206851959229}],"concepts":[{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5638137459754944},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.56194669008255},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5466135740280151},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5001065731048584},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48660099506378174},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.4127906560897827},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3638417720794678},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.36346176266670227},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.06850206851959229},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2024.3452032","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3452032","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tvlsi.2024.3452032","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3452032","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":55,"referenced_works":["https://openalex.org/W2005330159","https://openalex.org/W2030621102","https://openalex.org/W2043867873","https://openalex.org/W2074046446","https://openalex.org/W2100215167","https://openalex.org/W2106476087","https://openalex.org/W2108732866","https://openalex.org/W2111857757","https://openalex.org/W2113844397","https://openalex.org/W2129690060","https://openalex.org/W2133176659","https://openalex.org/W2170444246","https://openalex.org/W2475334473","https://openalex.org/W2620730044","https://openalex.org/W2734769279","https://openalex.org/W2740455604","https://openalex.org/W2769791151","https://openalex.org/W2783474272","https://openalex.org/W2783569584","https://openalex.org/W2885085956","https://openalex.org/W2886810525","https://openalex.org/W2891288687","https://openalex.org/W2920545734","https://openalex.org/W2952233863","https://openalex.org/W2970602317","https://openalex.org/W2987201163","https://openalex.org/W2989851762","https://openalex.org/W3015734171","https://openalex.org/W3036532492","https://openalex.org/W3047288794","https://openalex.org/W3081125651","https://openalex.org/W3084645253","https://openalex.org/W3100083105","https://openalex.org/W3120609227","https://openalex.org/W3139016650","https://openalex.org/W3160469020","https://openalex.org/W3175180389","https://openalex.org/W3182070102","https://openalex.org/W3196467229","https://openalex.org/W3203408580","https://openalex.org/W3205090792","https://openalex.org/W3212644621","https://openalex.org/W4210552504","https://openalex.org/W4212883601","https://openalex.org/W4221146495","https://openalex.org/W4283074412","https://openalex.org/W4289143671","https://openalex.org/W4304080732","https://openalex.org/W4304140720","https://openalex.org/W4310717152","https://openalex.org/W4312525198","https://openalex.org/W4316022120","https://openalex.org/W6751513613","https://openalex.org/W6757150747","https://openalex.org/W6810751744"],"related_works":["https://openalex.org/W2519676117","https://openalex.org/W2218202131","https://openalex.org/W84108837","https://openalex.org/W2155740880","https://openalex.org/W2131713426","https://openalex.org/W4253249845","https://openalex.org/W2125452230","https://openalex.org/W2038503502","https://openalex.org/W3214257365","https://openalex.org/W4312076519"],"abstract_inverted_index":{"Analog":[0],"integrated":[1],"circuit":[2,20],"(IC)":[3],"design":[4,31,42,97],"and":[5,17,44,129,165,172,174,211,214],"its":[6],"automation":[7,80,139],"pose":[8],"significant":[9],"challenges":[10],"due":[11],"to":[12,27,73,118],"the":[13,29,33,40,49,75,79,96,111,125,142,147,186],"time-consuming":[14],"mathematical":[15],"computations":[16],"complexity":[18],"of":[19,57,78,98,113,146,160,188],"design.":[21,218],"Though":[22],"efforts":[23],"have":[24],"been":[25],"made":[26],"automate":[28,119],"analog":[30],"flow,":[32],"current":[34],"approach":[35,55],"falls":[36],"short":[37],"in":[38,91,196],"meeting":[39],"exact":[41],"requirements":[43],"plagued":[45],"by":[46],"inaccuracies,":[47],"highlighting":[48],"necessity":[50],"for":[51,67,102,141,157,170,180,192,209,216],"a":[52,65,88,152,176,197],"more":[53],"robust":[54],"capable":[56],"accurately":[58],"predicting":[59],"circuits.":[60],"In":[61,134],"addition,":[62,135],"there":[63],"is":[64,87,185],"need":[66],"an":[68,138,189],"improved":[69],"dataset":[70],"collection":[71],"technique":[72,191],"enhance":[74],"overall":[76],"performance":[77],"process.":[81],"The":[82,200],"power":[83,166],"management":[84],"unit":[85],"(PMU)":[86],"crucial":[89],"block":[90],"any":[92],"IC":[93],"that":[94],"requires":[95],"low-dropout":[99],"regulator":[100],"(LDO)":[101],"which":[103],"amplifiers":[104],"are":[105],"fundamental":[106],"blocks.":[107],"This":[108,149],"research":[109],"harnesses":[110],"capabilities":[112],"deep":[114],"neural":[115],"networks":[116],"(DNNs)":[117],"essential":[120],"amplifier":[121,127,132],"blocks,":[122],"such":[123],"as":[124],"differential":[126],"(DiffAmp)":[128],"two-stage":[130],"operational":[131],"(OpAmp).":[133],"it":[136],"proposes":[137],"framework":[140],"higher":[143],"level":[144],"circuitry":[145],"LDO.":[148,181],"article":[150],"introduces":[151],"novel":[153],"\u201cTriNet\u201d":[154],"architecture":[155,178],"designed":[156],"various":[158],"parameters":[159],"amplifiers,":[161],"including":[162],"gain,":[163],"bandwidth,":[164],"facilitating":[167],"precise":[168],"predictions":[169],"DiffAmp":[171,210],"OpAmp,":[173],"presents":[175],"decoder":[177],"tailored":[179],"A":[182],"notable":[183],"aspect":[184],"development":[187],"efficient":[190],"acquiring":[193],"larger":[194],"datasets":[195],"condensed":[198],"timeframe.":[199],"presented":[201],"methodologies":[202],"demonstrate":[203],"high":[204],"accuracy":[205],"rates,":[206],"achieving":[207],"97.3%":[208],"OpAmp":[212],"circuits":[213],"94.3%":[215],"LDO":[217]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}