{"id":"https://openalex.org/W4402434900","doi":"https://doi.org/10.1109/tvlsi.2024.3447279","title":"Sophon: A Time-Repeatable and Low-Latency Architecture for Embedded Real-Time Systems Based on RISC-V","display_name":"Sophon: A Time-Repeatable and Low-Latency Architecture for Embedded Real-Time Systems Based on RISC-V","publication_year":2024,"publication_date":"2024-09-11","ids":{"openalex":"https://openalex.org/W4402434900","doi":"https://doi.org/10.1109/tvlsi.2024.3447279"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2024.3447279","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3447279","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Zhe Huang","orcid":"https://orcid.org/0009-0001-4996-6653"},"institutions":[{"id":"https://openalex.org/I4210136793","display_name":"Peng Cheng Laboratory","ror":"https://ror.org/03qdqbt06","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210136793"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhe Huang","raw_affiliation_strings":["Peng Cheng Laboratory, Shenzhen, China"],"raw_orcid":"https://orcid.org/0009-0001-4996-6653","affiliations":[{"raw_affiliation_string":"Peng Cheng Laboratory, Shenzhen, China","institution_ids":["https://openalex.org/I4210136793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017248310","display_name":"X Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210136793","display_name":"Peng Cheng Laboratory","ror":"https://ror.org/03qdqbt06","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210136793"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xingyao Chen","raw_affiliation_strings":["Peng Cheng Laboratory, Shenzhen, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Peng Cheng Laboratory, Shenzhen, China","institution_ids":["https://openalex.org/I4210136793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046668357","display_name":"Feng Gao","orcid":"https://orcid.org/0000-0002-1825-328X"},"institutions":[{"id":"https://openalex.org/I4210136793","display_name":"Peng Cheng Laboratory","ror":"https://ror.org/03qdqbt06","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210136793"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Feng Gao","raw_affiliation_strings":["Peng Cheng Laboratory, Shenzhen, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Peng Cheng Laboratory, Shenzhen, China","institution_ids":["https://openalex.org/I4210136793"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Ruige Li","orcid":"https://orcid.org/0000-0003-4729-4811"},"institutions":[{"id":"https://openalex.org/I4210136793","display_name":"Peng Cheng Laboratory","ror":"https://ror.org/03qdqbt06","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210136793"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ruige Li","raw_affiliation_strings":["Peng Cheng Laboratory, Shenzhen, China"],"raw_orcid":"https://orcid.org/0000-0003-4729-4811","affiliations":[{"raw_affiliation_string":"Peng Cheng Laboratory, Shenzhen, China","institution_ids":["https://openalex.org/I4210136793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058519191","display_name":"Xiguang Wu","orcid":"https://orcid.org/0009-0002-8945-8247"},"institutions":[{"id":"https://openalex.org/I4210136793","display_name":"Peng Cheng Laboratory","ror":"https://ror.org/03qdqbt06","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210136793"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiguang Wu","raw_affiliation_strings":["Peng Cheng Laboratory, Shenzhen, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Peng Cheng Laboratory, Shenzhen, China","institution_ids":["https://openalex.org/I4210136793"]}]},{"author_position":"last","author":{"id":null,"display_name":"Fan Zhang","orcid":"https://orcid.org/0009-0006-7922-7954"},"institutions":[{"id":"https://openalex.org/I4210136793","display_name":"Peng Cheng Laboratory","ror":"https://ror.org/03qdqbt06","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210136793"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fan Zhang","raw_affiliation_strings":["Peng Cheng Laboratory, Shenzhen, China"],"raw_orcid":"https://orcid.org/0009-0006-7922-7954","affiliations":[{"raw_affiliation_string":"Peng Cheng Laboratory, Shenzhen, China","institution_ids":["https://openalex.org/I4210136793"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4329,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59721877,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":"33","issue":"1","first_page":"221","last_page":"233"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9901000261306763,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6752225160598755},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6018065810203552},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5715814232826233},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.562336802482605},{"id":"https://openalex.org/keywords/low-latency","display_name":"Low latency (capital markets)","score":0.44315725564956665},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40657803416252136},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.34781548380851746},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3286142349243164},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1334856152534485},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1330094337463379},{"id":"https://openalex.org/keywords/art","display_name":"Art","score":0.1139625608921051}],"concepts":[{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6752225160598755},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6018065810203552},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5715814232826233},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.562336802482605},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.44315725564956665},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40657803416252136},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.34781548380851746},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3286142349243164},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1334856152534485},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1330094337463379},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.1139625608921051},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2024.3447279","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3447279","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4300000071525574,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G3428819714","display_name":null,"funder_award_id":"PCL2021A09","funder_id":"https://openalex.org/F4320318558","funder_display_name":"Peng Cheng Laboratory"},{"id":"https://openalex.org/G8696220255","display_name":null,"funder_award_id":"2019B121204007","funder_id":"https://openalex.org/F4320336742","funder_display_name":"Key Research and Development Program of Liaoning Province"}],"funders":[{"id":"https://openalex.org/F4320318558","display_name":"Peng Cheng Laboratory","ror":"https://ror.org/03qdqbt06"},{"id":"https://openalex.org/F4320336742","display_name":"Key Research and Development Program of Liaoning Province","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W220440441","https://openalex.org/W1978054178","https://openalex.org/W1985354156","https://openalex.org/W2063301303","https://openalex.org/W2076285066","https://openalex.org/W2089899129","https://openalex.org/W2107267576","https://openalex.org/W2120312529","https://openalex.org/W2132808802","https://openalex.org/W2151843125","https://openalex.org/W2540025645","https://openalex.org/W2613597972","https://openalex.org/W2775557060","https://openalex.org/W2793651583","https://openalex.org/W2936567838","https://openalex.org/W2963255460","https://openalex.org/W3013692244","https://openalex.org/W3016309475","https://openalex.org/W3042944763","https://openalex.org/W3092582983","https://openalex.org/W3157414757","https://openalex.org/W3185489186","https://openalex.org/W3196886152","https://openalex.org/W3205655393","https://openalex.org/W4200045407","https://openalex.org/W4205481467","https://openalex.org/W4206628397","https://openalex.org/W4213316772","https://openalex.org/W4250370106","https://openalex.org/W4293023520","https://openalex.org/W4294982845","https://openalex.org/W6733468875","https://openalex.org/W6987020231"],"related_works":["https://openalex.org/W2418291489","https://openalex.org/W2038503502","https://openalex.org/W3205411230","https://openalex.org/W4286899009","https://openalex.org/W9168048","https://openalex.org/W4300849822","https://openalex.org/W4376480820","https://openalex.org/W3155891479","https://openalex.org/W3029351463","https://openalex.org/W4308600690"],"abstract_inverted_index":{"Embedded":[0],"real-time":[1,57],"systems":[2],"impose":[3],"rigorous":[4],"timing":[5,46,62],"constraints,":[6],"where":[7],"the":[8,54,84,136,167,191,195],"failure":[9],"to":[10,19,44,128,149],"complete":[11],"critical":[12],"tasks":[13],"within":[14],"prescribed":[15],"deadlines":[16],"can":[17],"lead":[18],"system":[20,34],"crashes":[21],"and":[22,29,64,86,104,194],"catastrophic":[23],"errors.":[24],"Control":[25],"latency,":[26,31,66],"encompassing":[27],"I/O":[28,184],"interrupt":[30,197],"significantly":[32],"impacts":[33],"performance.":[35],"Previous":[36],"studies":[37],"have":[38,144],"primarily":[39],"concentrated":[40],"on":[41,83],"architectural":[42],"design":[43],"meet":[45],"requirements":[47,63],"or":[48],"optimize":[49],"for":[50],"performance":[51],"enhancement.":[52],"Although":[53],"Ti":[55],"programmable":[56],"unit":[58],"(PRU)":[59],"addresses":[60],"both":[61],"control":[65,151,177],"it":[67],"remains":[68],"a":[69,76,102,132,157],"proprietary":[70],"commercial":[71],"chip.":[72],"This":[73],"article":[74],"introduces":[75],"deterministic":[77],"response":[78],"architecture":[79,100,119,169],"called":[80],"Sophon,":[81],"founded":[82],"open":[85],"freely":[87],"available":[88],"reduced":[89],"instruction":[90,111,117],"set":[91,118],"computer":[92],"five":[93],"(RISC-V).":[94],"The":[95,153,179],"essential":[96],"part":[97],"of":[98,125,138,159,190],"this":[99],"is":[101,188,199],"tiny":[103],"flexible":[105],"Sophon":[106,154,168],"core":[107,155,192],"that":[108,166],"has":[109],"fixed":[110],"latency.":[112,152,178],"We":[113],"propose":[114],"an":[115],"enhanced":[116],"(ISA)":[120],"extension":[121],"interface":[122],"(EEI)":[123],"capable":[124],"transmitting":[126],"up":[127],"32":[129],"operands":[130],"in":[131],"single":[133],"instruction,":[134],"facilitating":[135],"development":[137],"domain-specific":[139],"applications.":[140],"In":[141],"addition,":[142],"we":[143],"devised":[145],"two":[146],"custom":[147],"instructions":[148],"minimize":[150],"requires":[156],"minimum":[158],"28.6k":[160],"gate":[161],"equivalents.":[162],"Experimental":[163],"results":[164],"demonstrate":[165],"eliminates":[170],"execution":[171],"time":[172],"deviations":[173],"while":[174],"preserving":[175],"low":[176],"highest":[180],"achievable":[181],"general":[182],"purpose":[183],"(GPIO)":[185],"flipping":[186],"frequency":[187],"half":[189],"frequency,":[193],"fastest":[196],"latency":[198],"three":[200],"clock":[201],"cycles.":[202]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-06-19T17:40:00.097472","created_date":"2025-10-10T00:00:00"}