{"id":"https://openalex.org/W4401567434","doi":"https://doi.org/10.1109/tvlsi.2024.3436872","title":"Unrolled, Pipelined, and Stage-Folded Architectures for Encoding of Multi-Kernel Polar Codes","display_name":"Unrolled, Pipelined, and Stage-Folded Architectures for Encoding of Multi-Kernel Polar Codes","publication_year":2024,"publication_date":"2024-08-14","ids":{"openalex":"https://openalex.org/W4401567434","doi":"https://doi.org/10.1109/tvlsi.2024.3436872"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2024.3436872","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/tvlsi.2024.3436872","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075505731","display_name":"Hossein Rezaei","orcid":"https://orcid.org/0000-0002-4065-5998"},"institutions":[{"id":"https://openalex.org/I98381234","display_name":"University of Oulu","ror":"https://ror.org/03yj89h83","country_code":"FI","type":"education","lineage":["https://openalex.org/I98381234"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"Hossein Rezaei","raw_affiliation_strings":["Centre for Wireless Communications (CWC), University of Oulu, Oulu, Finland"],"raw_orcid":"https://orcid.org/0000-0002-4065-5998","affiliations":[{"raw_affiliation_string":"Centre for Wireless Communications (CWC), University of Oulu, Oulu, Finland","institution_ids":["https://openalex.org/I98381234"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007686672","display_name":"Elham Abbasi","orcid":"https://orcid.org/0000-0002-4778-926X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Elham Abbasi","raw_affiliation_strings":["resides, Oulu, Finland"],"raw_orcid":"https://orcid.org/0009-0000-9569-2326","affiliations":[{"raw_affiliation_string":"resides, Oulu, Finland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009064777","display_name":"Nandana Rajatheva","orcid":"https://orcid.org/0000-0002-7029-5583"},"institutions":[{"id":"https://openalex.org/I98381234","display_name":"University of Oulu","ror":"https://ror.org/03yj89h83","country_code":"FI","type":"education","lineage":["https://openalex.org/I98381234"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Nandana Rajatheva","raw_affiliation_strings":["Centre for Wireless Communications (CWC), University of Oulu, Oulu, Finland"],"raw_orcid":"https://orcid.org/0000-0002-7029-5583","affiliations":[{"raw_affiliation_string":"Centre for Wireless Communications (CWC), University of Oulu, Oulu, Finland","institution_ids":["https://openalex.org/I98381234"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035872239","display_name":"Matti Latva\u2010aho","orcid":"https://orcid.org/0000-0002-6261-0969"},"institutions":[{"id":"https://openalex.org/I98381234","display_name":"University of Oulu","ror":"https://ror.org/03yj89h83","country_code":"FI","type":"education","lineage":["https://openalex.org/I98381234"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Matti Latva-Aho","raw_affiliation_strings":["Centre for Wireless Communications (CWC), University of Oulu, Oulu, Finland"],"raw_orcid":"https://orcid.org/0000-0002-6261-0969","affiliations":[{"raw_affiliation_string":"Centre for Wireless Communications (CWC), University of Oulu, Oulu, Finland","institution_ids":["https://openalex.org/I98381234"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5075505731"],"corresponding_institution_ids":["https://openalex.org/I98381234"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11823273,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"32","issue":"11","first_page":"2107","last_page":"2120"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.963100016117096,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.963100016117096,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9629999995231628,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9065999984741211,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.6971737742424011},{"id":"https://openalex.org/keywords/polar","display_name":"Polar","score":0.6776525378227234},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.6433404684066772},{"id":"https://openalex.org/keywords/stage","display_name":"Stage (stratigraphy)","score":0.6047520637512207},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5490782260894775},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5141339898109436},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35298439860343933},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3435744047164917},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23819094896316528},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.20061108469963074},{"id":"https://openalex.org/keywords/biology","display_name":"Biology","score":0.13640400767326355},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.08633953332901001},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.06998944282531738}],"concepts":[{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.6971737742424011},{"id":"https://openalex.org/C29705727","wikidata":"https://www.wikidata.org/wiki/Q294562","display_name":"Polar","level":2,"score":0.6776525378227234},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.6433404684066772},{"id":"https://openalex.org/C146357865","wikidata":"https://www.wikidata.org/wiki/Q1123245","display_name":"Stage (stratigraphy)","level":2,"score":0.6047520637512207},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5490782260894775},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5141339898109436},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35298439860343933},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3435744047164917},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23819094896316528},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.20061108469963074},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.13640400767326355},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.08633953332901001},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.06998944282531738},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C1276947","wikidata":"https://www.wikidata.org/wiki/Q333","display_name":"Astronomy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2024.3436872","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/tvlsi.2024.3436872","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1525711738","https://openalex.org/W2033234285","https://openalex.org/W2049583811","https://openalex.org/W2082276651","https://openalex.org/W2087784272","https://openalex.org/W2101067964","https://openalex.org/W2106045225","https://openalex.org/W2130768170","https://openalex.org/W2145712176","https://openalex.org/W2150498905","https://openalex.org/W2169017678","https://openalex.org/W2273218125","https://openalex.org/W2583184538","https://openalex.org/W2741745847","https://openalex.org/W2794501763","https://openalex.org/W2954193906","https://openalex.org/W2963096830","https://openalex.org/W2963514558","https://openalex.org/W2963531113","https://openalex.org/W3003276132","https://openalex.org/W3015509577","https://openalex.org/W3102122722","https://openalex.org/W4285047746","https://openalex.org/W4313133312","https://openalex.org/W4319996703","https://openalex.org/W4386766492","https://openalex.org/W6849492690"],"related_works":["https://openalex.org/W2885615566","https://openalex.org/W1973916483","https://openalex.org/W1996076013","https://openalex.org/W2065102984","https://openalex.org/W2025479331","https://openalex.org/W2149101979","https://openalex.org/W3186443608","https://openalex.org/W1502590441","https://openalex.org/W2083362239","https://openalex.org/W2080840700"],"abstract_inverted_index":{"Over":[0],"the":[1,15,19,130,143,223,228,237],"past":[2],"decade,":[3],"polar":[4,30,61,91,184],"codes":[5,31,62,98,162],"have":[6,11,63,126],"received":[7],"significant":[8],"attraction":[9],"and":[10,81,88,134,163,172],"been":[12,64,127],"selected":[13],"as":[14,66],"coding":[16],"method":[17],"for":[18,84,129,222,241],"control":[20],"channel":[21],"in":[22,74,213],"fifth-generation":[23],"(5G)":[24],"wireless":[25],"communication":[26],"systems.":[27],"However,":[28],"conventional":[29],"are":[32],"reliant":[33],"solely":[34],"on":[35],"binary":[36],"(<inline-formula":[37,103],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[38,104,189],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[39,105,190],"<tex-math":[40,106,191],"notation=\"LaTeX\">$2":[41],"\\times":[42,108],"2$":[43],"</tex-math></inline-formula>)":[44],"kernels,":[45],"which":[46],"restricts":[47],"their":[48],"block":[49],"length":[50],"to":[51,70,122,217],"being":[52],"only":[53],"powers":[54],"of":[55,94,97,132,145,156,186,198,204],"2.":[56],"In":[57,207],"response,":[58],"multi-kernel":[59],"(MK)":[60],"proposed":[65,138,150],"a":[67,181,196,202,209,231],"viable":[68],"solution":[69],"achieve":[71],"increased":[72],"flexibility":[73,157],"code":[75],"length.":[76],"This":[77],"article":[78],"proposes":[79],"unrolled":[80],"pipelined":[82,183],"architectures":[83,151,166],"encoding":[85,96,131],"both":[86],"systematic":[87],"nonsystematic":[89,118],"MK":[90,135,139],"codes,":[92],"capable":[93],"high-throughput":[95],"constructed":[99],"with":[100],"binary,":[101],"ternary":[102],"notation=\"LaTeX\">$3":[107],"3$":[109],"</tex-math></inline-formula>),":[110],"or":[111],"binary-ternary":[112],"mixed":[113],"kernels.":[114],"Furthermore,":[115],"two":[116],"novel":[117],"stage-folded":[119],"encoders,":[120],"designed":[121],"minimize":[123],"resource":[124,173],"usage,":[125],"introduced":[128,216],"pure-ternary":[133],"codes.":[136],"The":[137,149,175],"encoders":[140],"additionally":[141],"provide":[142,168],"functionality":[144],"dynamic":[146],"kernel":[147],"assignment.":[148],"exhibit":[152],"an":[153],"unprecedented":[154],"level":[155],"by":[158],"supporting":[159],"83":[160],"different":[161],"offering":[164],"various":[165],"that":[167,180],"tradeoffs":[169],"between":[170],"throughput":[171,203],"consumption.":[174],"FPGA":[176,242],"implementation":[177],"results":[178],"demonstrate":[179],"partially":[182],"encoder":[185],"size":[187],"<inline-formula":[188],"notation=\"LaTeX\">$N=4096$":[192],"</tex-math></inline-formula>":[193],"operating":[194],"at":[195],"frequency":[197],"270":[199],"MHz":[200],"gives":[201],"1080":[205],"Gb/s.":[206],"addition,":[208],"new":[210],"compiler":[211],"scripted":[212],"Python":[214],"is":[215],"automatically":[218],"generate":[219],"HDL":[220],"modules":[221],"desired":[224,229],"encoders.":[225],"By":[226],"inserting":[227],"parameters,":[230],"designer":[232],"can":[233],"simply":[234],"obtain":[235],"all":[236],"necessary":[238],"VHDL":[239],"files":[240],"implementation.":[243]},"counts_by_year":[],"updated_date":"2025-12-26T23:08:49.675405","created_date":"2025-10-10T00:00:00"}