{"id":"https://openalex.org/W4401358160","doi":"https://doi.org/10.1109/tvlsi.2024.3435773","title":"High-Performance Error and Erasure Decoding With Low Complexities Using SPC-RS Concatenated Codes","display_name":"High-Performance Error and Erasure Decoding With Low Complexities Using SPC-RS Concatenated Codes","publication_year":2024,"publication_date":"2024-08-06","ids":{"openalex":"https://openalex.org/W4401358160","doi":"https://doi.org/10.1109/tvlsi.2024.3435773"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2024.3435773","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3435773","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102917913","display_name":"Zhihao Zhou","orcid":"https://orcid.org/0009-0006-1410-390X"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhihao Zhou","raw_affiliation_strings":["School of Microelectronics, Tianjin University, Tianjin, China"],"raw_orcid":"https://orcid.org/0009-0006-1410-390X","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Tianjin University, Tianjin, China","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100441591","display_name":"Wei Zhang","orcid":"https://orcid.org/0000-0002-2601-3198"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Zhang","raw_affiliation_strings":["School of Microelectronics, Tianjin University, Tianjin, China"],"raw_orcid":"https://orcid.org/0000-0002-2601-3198","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Tianjin University, Tianjin, China","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064518156","display_name":"Xinyi Guo","orcid":"https://orcid.org/0000-0002-4959-6234"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xinyi Guo","raw_affiliation_strings":["School of Microelectronics, Tianjin University, Tianjin, China"],"raw_orcid":"https://orcid.org/0000-0002-4959-6234","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Tianjin University, Tianjin, China","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007945627","display_name":"Jianhan Zhao","orcid":"https://orcid.org/0000-0002-4948-3520"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianhan Zhao","raw_affiliation_strings":["School of Microelectronics, Tianjin University, Tianjin, China"],"raw_orcid":"https://orcid.org/0000-0002-4948-3520","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Tianjin University, Tianjin, China","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100416804","display_name":"Yanyan Liu","orcid":"https://orcid.org/0000-0001-8488-5480"},"institutions":[{"id":"https://openalex.org/I205237279","display_name":"Nankai University","ror":"https://ror.org/01y1kjr75","country_code":"CN","type":"education","lineage":["https://openalex.org/I205237279"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yanyan Liu","raw_affiliation_strings":["College of Electronic Information and Optical Engineering, Nankai University, Tianjin, China"],"raw_orcid":"https://orcid.org/0000-0001-8488-5480","affiliations":[{"raw_affiliation_string":"College of Electronic Information and Optical Engineering, Nankai University, Tianjin, China","institution_ids":["https://openalex.org/I205237279"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5102917913"],"corresponding_institution_ids":["https://openalex.org/I162868743"],"apc_list":null,"apc_paid":null,"fwci":0.3364,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.5880833,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"33","issue":"1","first_page":"293","last_page":"297"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9890999794006348,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/erasure","display_name":"Erasure","score":0.7800567150115967},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6473548412322998},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.6038599610328674},{"id":"https://openalex.org/keywords/concatenated-error-correction-code","display_name":"Concatenated error correction code","score":0.5990550518035889},{"id":"https://openalex.org/keywords/erasure-code","display_name":"Erasure code","score":0.4146050810813904},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3060895800590515},{"id":"https://openalex.org/keywords/block-code","display_name":"Block code","score":0.14596664905548096},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0730481743812561}],"concepts":[{"id":"https://openalex.org/C2778790127","wikidata":"https://www.wikidata.org/wiki/Q484885","display_name":"Erasure","level":2,"score":0.7800567150115967},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6473548412322998},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.6038599610328674},{"id":"https://openalex.org/C78944582","wikidata":"https://www.wikidata.org/wiki/Q5158264","display_name":"Concatenated error correction code","level":4,"score":0.5990550518035889},{"id":"https://openalex.org/C137529215","wikidata":"https://www.wikidata.org/wiki/Q5385031","display_name":"Erasure code","level":3,"score":0.4146050810813904},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3060895800590515},{"id":"https://openalex.org/C157125643","wikidata":"https://www.wikidata.org/wiki/Q884707","display_name":"Block code","level":3,"score":0.14596664905548096},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0730481743812561}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2024.3435773","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3435773","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1514022891","https://openalex.org/W2043099880","https://openalex.org/W2077814477","https://openalex.org/W2107747996","https://openalex.org/W2143986363","https://openalex.org/W2156826724","https://openalex.org/W2169940852","https://openalex.org/W2591887943","https://openalex.org/W2607000399","https://openalex.org/W2937707016","https://openalex.org/W2942437977","https://openalex.org/W3198693302","https://openalex.org/W4226024440","https://openalex.org/W4365799461","https://openalex.org/W4382999389"],"related_works":["https://openalex.org/W2115811863","https://openalex.org/W1848880869","https://openalex.org/W1568966867","https://openalex.org/W2982181605","https://openalex.org/W2137028263","https://openalex.org/W2130518071","https://openalex.org/W3102119340","https://openalex.org/W1694938350","https://openalex.org/W2744779861","https://openalex.org/W2031335939"],"abstract_inverted_index":{"In":[0],"this":[1],"brief,":[2],"a":[3],"novel":[4],"single":[5],"parity":[6],"check-assisted":[7],"error":[8,107],"and":[9,62,84,96],"erasure":[10],"decoding":[11,93,122],"(SPC-EED)":[12],"algorithm":[13,36,74,114],"over":[14],"the":[15,28,43,53,72,128,143,146],"compound":[16],"channel":[17,50],"is":[18,25,132],"proposed":[19,35,113],"for":[20,64,100],"Reed-Solomon":[21],"(RS)":[22],"codes.":[23,47],"EED":[24],"applied":[26],"to":[27,81],"scheme":[29],"of":[30,45,79,127],"SPC-RS":[31],"concatenation":[32],"code.":[33],"The":[34,112,124,134],"can":[37,58,75],"correct":[38],"most":[39],"random":[40],"errors":[41,57],"with":[42,55,88,142,154],"assistance":[44],"SPC":[46],"Through":[48],"using":[49],"soft":[51],"information,":[52],"symbols":[54],"burst":[56],"be":[59],"identified":[60],"accurately":[61],"efficiently":[63],"erasures":[65],"in":[66,137],"EED.":[67],"Simulation":[68],"results":[69,136],"show":[70,139],"that":[71,140],"SPC-EED":[73,147],"achieve":[76],"coding":[77],"gains":[78],"up":[80],"0.1,":[82],"0.4,":[83],"2.1":[85],"dB":[86],"compared":[87,141],"burst-error":[89],"correcting":[90],"(BC)-SPC-ordered":[91],"statistic":[92],"(OSD),":[94],"BC-OSD,":[95],"BCHDD-low-complexity":[97],"chase":[98],"(LCC)":[99],"RS(255,":[101],"239)":[102],"codes,":[103],"respectively,":[104],"at":[105],"symbol":[106],"rate":[108],"(SER)":[109],"=":[110],"10\u22123.":[111],"has":[115],"lower":[116],"computational":[117],"complexities":[118],"while":[119],"maintaining":[120],"better":[121],"performance.":[123],"hardware":[125],"design":[126],"SPC-threshold":[129],"check":[130],"module":[131],"provided.":[133],"implementation":[135],"ASIC":[138],"BCHDD-LCC":[144],"decoder,":[145],"decoder":[148],"improves":[149],"area":[150],"efficiency":[151],"by":[152],"249.37%":[153],"higher":[155],"energy":[156],"efficiency.":[157]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}