{"id":"https://openalex.org/W4401326201","doi":"https://doi.org/10.1109/tvlsi.2024.3435059","title":"Low-Jitter Frequency Doubling Circuit Supporting Higher-Speed BISG and Aging Sensing in a Chiplet-Based Design Environment","display_name":"Low-Jitter Frequency Doubling Circuit Supporting Higher-Speed BISG and Aging Sensing in a Chiplet-Based Design Environment","publication_year":2024,"publication_date":"2024-08-05","ids":{"openalex":"https://openalex.org/W4401326201","doi":"https://doi.org/10.1109/tvlsi.2024.3435059"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2024.3435059","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3435059","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051977963","display_name":"Ko-Hong Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Ko-Hong Lin","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113040249","display_name":"Ont-Derh Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ont-Derh Lin","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085636078","display_name":"Shi\u2010Yu Huang","orcid":"https://orcid.org/0000-0002-3721-987X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shi-Yu Huang","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-3721-987X","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033442567","display_name":"Duo Sheng","orcid":"https://orcid.org/0000-0003-3485-2095"},"institutions":[{"id":"https://openalex.org/I114150738","display_name":"Fu Jen Catholic University","ror":"https://ror.org/04je98850","country_code":"TW","type":"education","lineage":["https://openalex.org/I114150738"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Duo Sheng","raw_affiliation_strings":["Department of Electrical Engineering, Fu Jen Catholic University, Taipei, Taiwan"],"raw_orcid":"https://orcid.org/0000-0003-3485-2095","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Fu Jen Catholic University, Taipei, Taiwan","institution_ids":["https://openalex.org/I114150738"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5051977963"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09328273,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"32","issue":"12","first_page":"2210","last_page":"2219"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9865999817848206,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9865999817848206,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9821000099182129,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9692999720573425,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8850319981575012},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4166499376296997},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40770596265792847},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21583440899848938}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8850319981575012},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4166499376296997},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40770596265792847},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21583440899848938}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2024.3435059","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3435059","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2347092368","display_name":null,"funder_award_id":"111-2221-E-007-120-MY3","funder_id":"https://openalex.org/F4320331164","funder_display_name":"National Science and Technology Council"}],"funders":[{"id":"https://openalex.org/F4320320907","display_name":"Japan Science and Technology Corporation","ror":"https://ror.org/00097mb19"},{"id":"https://openalex.org/F4320331164","display_name":"National Science and Technology Council","ror":"https://ror.org/00wnb9798"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1543521752","https://openalex.org/W1973730070","https://openalex.org/W2013936189","https://openalex.org/W2032224285","https://openalex.org/W2057240801","https://openalex.org/W2067333289","https://openalex.org/W2078267331","https://openalex.org/W2100452539","https://openalex.org/W2111679634","https://openalex.org/W2126281568","https://openalex.org/W2139158434","https://openalex.org/W2143232235","https://openalex.org/W2152321821","https://openalex.org/W2155452708","https://openalex.org/W2156809047","https://openalex.org/W2162192700","https://openalex.org/W2310418070","https://openalex.org/W2521026526","https://openalex.org/W2600277699","https://openalex.org/W2781533928","https://openalex.org/W2914512430","https://openalex.org/W2973989892","https://openalex.org/W4312686584","https://openalex.org/W4312711417","https://openalex.org/W4312772066","https://openalex.org/W4313590984","https://openalex.org/W4388405313","https://openalex.org/W4391381880"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2121182846","https://openalex.org/W2315668284","https://openalex.org/W2155789024","https://openalex.org/W3213608175","https://openalex.org/W2141743053","https://openalex.org/W2109491806","https://openalex.org/W3095633856","https://openalex.org/W2058044441"],"abstract_inverted_index":{"Built-in":[0],"speed":[1,12],"grading":[2,24],"(BISG)":[3],"is":[4],"a":[5,21,62,66,97,114,119,129,133,136,145],"technique":[6],"that":[7,116],"measures":[8],"the":[9,43,47,56,69,78],"maximum":[10],"operating":[11],"(<inline-formula":[13],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[14,71,107],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[15,72,108],"<tex-math":[16,73,109],"notation=\"LaTeX\">$F_{\\max":[17,74,110],"}$":[18,75,111],"</tex-math></inline-formula>)":[19],"of":[20,77,139],"circuit":[22,45,58,100],"under":[23],"(CUG)":[25],"in":[26,123,128],"silicon.":[27],"Recently,":[28],"it":[29],"has":[30],"been":[31],"reported":[32],"as":[33,38],"an":[34,88],"effective":[35],"aging":[36],"sensor":[37],"well.":[39],"In":[40,54,80],"nowadays-chiplet-based":[41],"design,":[42],"BISG":[44,57],"and":[46],"CUG":[48,115],"could":[49],"use":[50,118],"different":[51],"process":[52,150],"technologies.":[53],"general,":[55],"needs":[59],"to":[60,86,102,155],"produce":[61],"clock":[63],"signal":[64],"with":[65,96],"frequency":[67,98,137],"matching":[68],"<inline-formula":[70,106],"</tex-math></inline-formula>":[76,112],"CUG.":[79],"this":[81],"article,":[82],"we":[83],"discuss":[84],"how":[85],"leverage":[87],"existing":[89],"flexible":[90],"wide-range":[91],"cell-based":[92],"phased-locked":[93],"loop":[94],"(PLL)":[95],"doubling":[99],"(FDC)":[101],"support":[103,153],"even":[104],"higher":[105],"for":[113],"may":[117],"more":[120],"advanced":[121],"technology":[122],"another":[124],"die.":[125],"As":[126],"demonstrated":[127],"90":[130,147],"nm":[131,148],"process,":[132],"PLL":[134],"supporting":[135],"range":[138],"[40":[140],"MHz,":[141],"1.25":[142],"GHz]":[143],"using":[144],"mature":[146],"CMOS":[149],"can":[151],"now":[152],"up":[154],"2":[156],"GHz.":[157]},"counts_by_year":[],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}