{"id":"https://openalex.org/W4400449441","doi":"https://doi.org/10.1109/tvlsi.2024.3422382","title":"A Dual-Mode Buck Converter with Light-Load Efficiency Improvement and Seamless Mode Transition Technique","display_name":"A Dual-Mode Buck Converter with Light-Load Efficiency Improvement and Seamless Mode Transition Technique","publication_year":2024,"publication_date":"2024-07-09","ids":{"openalex":"https://openalex.org/W4400449441","doi":"https://doi.org/10.1109/tvlsi.2024.3422382"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2024.3422382","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3422382","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002894273","display_name":"Chengzhi Xu","orcid":"https://orcid.org/0000-0002-7370-2164"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chengzhi Xu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040470616","display_name":"Xufeng Liao","orcid":"https://orcid.org/0000-0001-5838-7648"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xufeng Liao","raw_affiliation_strings":["School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0001-5838-7648","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025414373","display_name":"Peiyuan Fu","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peiyuan Fu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051593757","display_name":"Yongyuan Li","orcid":"https://orcid.org/0000-0001-5818-9748"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongyuan Li","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0001-5818-9748","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077084617","display_name":"Lianxi Liu","orcid":"https://orcid.org/0000-0002-9897-5361"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lianxi Liu","raw_affiliation_strings":["School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0002-9897-5361","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":0.8865,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.70246827,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"32","issue":"10","first_page":"1782","last_page":"1791"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.9857000112533569,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10228","display_name":"Multilevel Inverters and Converters","score":0.9815000295639038,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.6786215305328369},{"id":"https://openalex.org/keywords/dual-mode","display_name":"Dual mode","score":0.6538540124893188},{"id":"https://openalex.org/keywords/buck-converter","display_name":"Buck converter","score":0.6284232139587402},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.5813736319541931},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4244483411312103},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3834706246852875},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3590487241744995},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3499758541584015},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23424753546714783},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1569853127002716},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14567479491233826}],"concepts":[{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.6786215305328369},{"id":"https://openalex.org/C3019325349","wikidata":"https://www.wikidata.org/wiki/Q3874753","display_name":"Dual mode","level":2,"score":0.6538540124893188},{"id":"https://openalex.org/C150818752","wikidata":"https://www.wikidata.org/wiki/Q83804","display_name":"Buck converter","level":3,"score":0.6284232139587402},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.5813736319541931},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4244483411312103},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3834706246852875},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3590487241744995},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3499758541584015},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23424753546714783},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1569853127002716},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14567479491233826},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2024.3422382","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3422382","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6299999952316284}],"awards":[{"id":"https://openalex.org/G699261096","display_name":null,"funder_award_id":"2022JC-39","funder_id":"https://openalex.org/F4320336567","funder_display_name":"Natural Science Basic Research Program of Shaanxi Province"},{"id":"https://openalex.org/G714966509","display_name":null,"funder_award_id":"2023-YBGY-189","funder_id":"https://openalex.org/F4320336350","funder_display_name":"Key Research and Development Projects of Shaanxi Province"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320336350","display_name":"Key Research and Development Projects of Shaanxi Province","ror":null},{"id":"https://openalex.org/F4320336567","display_name":"Natural Science Basic Research Program of Shaanxi Province","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1667704785","https://openalex.org/W2074156681","https://openalex.org/W2129957310","https://openalex.org/W2143859880","https://openalex.org/W2216076715","https://openalex.org/W2284058816","https://openalex.org/W2512870924","https://openalex.org/W2566754701","https://openalex.org/W2772009193","https://openalex.org/W2792749758","https://openalex.org/W2890730297","https://openalex.org/W2988974622","https://openalex.org/W2989825955","https://openalex.org/W3033413068","https://openalex.org/W3040985911","https://openalex.org/W3045345759","https://openalex.org/W3164867970","https://openalex.org/W3167481310","https://openalex.org/W3197829112","https://openalex.org/W4229976411"],"related_works":["https://openalex.org/W2317351040","https://openalex.org/W4285447065","https://openalex.org/W2952466936","https://openalex.org/W2392631856","https://openalex.org/W4379400065","https://openalex.org/W2355651228","https://openalex.org/W2330491326","https://openalex.org/W2768219827","https://openalex.org/W1992581387","https://openalex.org/W4254025658"],"abstract_inverted_index":{"In":[0],"order":[1],"to":[2,42,95,171,184],"improve":[3,96],"the":[4,15,44,58,62,67,71,78,97,125,142,166,185,188,191,201],"efficiency":[5,143,176],"over":[6],"a":[7,11,84,113],"wide":[8],"load":[9,37,64,167],"range,":[10],"power":[12,72],"converter":[13,73],"of":[14,17],"Internet":[16],"Things":[18],"(IoT)":[19],"usually":[20],"works":[21],"in":[22,57,75,92,112,165],"dual":[23],"modes,":[24,77],"which":[25],"are":[26,81],"pulsewidth":[27],"modulation":[28,33],"(PWM)":[29],"and":[30,61,105,124,164],"pulse":[31],"frequency":[32],"(PFM).":[34],"A":[35,107],"mixed":[36],"detection":[38,56,65],"scheme":[39],"is":[40,90,128,144],"adopted":[41],"enable":[43],"appropriate":[45],"modes":[46],"under":[47,147],"different":[48,76],"loads,":[49],"whose":[50],"analog":[51],"detector":[52],"has":[53],"an":[54],"accurate":[55],"heavy":[59],"load,":[60],"digital":[63],"improves":[66],"light-load":[68],"efficiency.":[69],"When":[70],"operates":[74],"control":[79],"loops":[80],"different.":[82],"Meanwhile,":[83],"seamless":[85],"mode":[86,101,202],"transition":[87],"technique":[88],"(SMTT)":[89],"presented":[91],"this":[93],"article":[94],"transient":[98],"response":[99],"during":[100,200],"change":[102],"between":[103],"PWM":[104],"PFM.":[106],"test":[108],"chip":[109,126],"was":[110],"fabricated":[111],"0.18-<inline-formula":[114],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[115,130,149,157],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[116,131,150,158],"<tex-math":[117,132,151,159],"notation=\"LaTeX\">$\\mu":[118],"$":[119],"</tex-math></inline-formula>m":[120],"standard":[121],"CMOS":[122],"process,":[123],"area":[127],"<inline-formula":[129,148,156],"notation=\"LaTeX\">$1.59\\times":[133],"1.37$":[134],"</tex-math></inline-formula>":[135,154,162],"mm2.":[136],"The":[137],"experimental":[138],"results":[139],"show":[140],"that":[141],"above":[145,198],"85.3%":[146],"notation=\"LaTeX\">$V_{\\text":[152,160],"{IN}}=3.3$":[153],"V,":[155,163],"{OUT}}=1.8$":[161],"range":[168],"from":[169],"1":[170],"300":[172],"mA,":[173],"while":[174],"peak":[175],"can":[177,194],"reach":[178],"96.1%":[179],"at":[180],"100-mA":[181],"load.":[182],"Compared":[183],"case":[186],"without":[187],"proposed":[189],"technique,":[190],"under/overshoot":[192],"voltage":[193],"be":[195],"reduced":[196],"by":[197],"55%":[199],"transition.":[203]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":3}],"updated_date":"2026-07-21T08:15:58.654021","created_date":"2025-10-10T00:00:00"}