{"id":"https://openalex.org/W4400187809","doi":"https://doi.org/10.1109/tvlsi.2024.3418769","title":"Toward Efficient Asynchronous Circuits Design Flow Using Backward Delay Propagation Constraint","display_name":"Toward Efficient Asynchronous Circuits Design Flow Using Backward Delay Propagation Constraint","publication_year":2024,"publication_date":"2024-07-01","ids":{"openalex":"https://openalex.org/W4400187809","doi":"https://doi.org/10.1109/tvlsi.2024.3418769"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2024.3418769","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3418769","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010781243","display_name":"Lingfeng Zhou","orcid":"https://orcid.org/0009-0006-0301-0855"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Lingfeng Zhou","raw_affiliation_strings":["School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079537451","display_name":"Shanlin Xiao","orcid":"https://orcid.org/0000-0002-1250-8704"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shanlin Xiao","raw_affiliation_strings":["School of Microelectronics Science and Technology, Guangdong Provincial Key Laboratory of Optoelectronic Information Processing Chips and Systems, Sun Yat-sen University, Zhuhai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics Science and Technology, Guangdong Provincial Key Laboratory of Optoelectronic Information Processing Chips and Systems, Sun Yat-sen University, Zhuhai, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044285949","display_name":"H.Z. Wang","orcid":"https://orcid.org/0009-0002-5677-3216"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huiyao Wang","raw_affiliation_strings":["School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032144027","display_name":"Jinghai Wang","orcid":"https://orcid.org/0009-0006-5263-8120"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinghai Wang","raw_affiliation_strings":["School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103100174","display_name":"Zeyang Xu","orcid":"https://orcid.org/0009-0008-5311-1974"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zeyang Xu","raw_affiliation_strings":["School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002671826","display_name":"Bohan Wang","orcid":"https://orcid.org/0009-0005-6490-3203"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bohan Wang","raw_affiliation_strings":["School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics Science and Technology, Sun Yat-sen University, Zhuhai, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017560036","display_name":"Zhiyi Yu","orcid":"https://orcid.org/0000-0002-8802-0457"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiyi Yu","raw_affiliation_strings":["School of Microelectronics Science and Technology, Guangdong Provincial Key Laboratory of Optoelectronic Information Processing Chips and Systems, Sun Yat-sen University, Zhuhai, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics Science and Technology, Guangdong Provincial Key Laboratory of Optoelectronic Information Processing Chips and Systems, Sun Yat-sen University, Zhuhai, China","institution_ids":["https://openalex.org/I157773358"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5010781243"],"corresponding_institution_ids":["https://openalex.org/I157773358"],"apc_list":null,"apc_paid":null,"fwci":0.6375,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.67592507,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"32","issue":"10","first_page":"1852","last_page":"1863"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6817445755004883},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.6370435953140259},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5902534127235413},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5428355932235718},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.48596179485321045},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.4852018654346466},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.47689393162727356},{"id":"https://openalex.org/keywords/flow","display_name":"Flow (mathematics)","score":0.4666089415550232},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3819993734359741},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16461467742919922},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15933427214622498},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.154546856880188},{"id":"https://openalex.org/keywords/mechanics","display_name":"Mechanics","score":0.13813036680221558},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12770488858222961},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10727736353874207},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.07176017761230469}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6817445755004883},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.6370435953140259},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5902534127235413},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5428355932235718},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.48596179485321045},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.4852018654346466},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.47689393162727356},{"id":"https://openalex.org/C38349280","wikidata":"https://www.wikidata.org/wiki/Q1434290","display_name":"Flow (mathematics)","level":2,"score":0.4666089415550232},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3819993734359741},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16461467742919922},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15933427214622498},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.154546856880188},{"id":"https://openalex.org/C57879066","wikidata":"https://www.wikidata.org/wiki/Q41217","display_name":"Mechanics","level":1,"score":0.13813036680221558},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12770488858222961},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10727736353874207},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.07176017761230469},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2024.3418769","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3418769","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.699999988079071,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G691677441","display_name":null,"funder_award_id":"62334014","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W122486620","https://openalex.org/W232434517","https://openalex.org/W1604973310","https://openalex.org/W1932488214","https://openalex.org/W2010800225","https://openalex.org/W2054242451","https://openalex.org/W2071429830","https://openalex.org/W2149534087","https://openalex.org/W2160823654","https://openalex.org/W2487142227","https://openalex.org/W2612108027","https://openalex.org/W2768020033","https://openalex.org/W2783525259","https://openalex.org/W2908473507","https://openalex.org/W2973076780","https://openalex.org/W2978358583","https://openalex.org/W2978614371","https://openalex.org/W3015832382","https://openalex.org/W3034301158","https://openalex.org/W3088147633","https://openalex.org/W3103997615","https://openalex.org/W3184548748","https://openalex.org/W3185068381","https://openalex.org/W3207178089","https://openalex.org/W4231905827","https://openalex.org/W4251474723","https://openalex.org/W4386486481","https://openalex.org/W4392174018","https://openalex.org/W4392930262","https://openalex.org/W4401568221","https://openalex.org/W6683394555"],"related_works":["https://openalex.org/W1948903516","https://openalex.org/W1993985975","https://openalex.org/W2146990170","https://openalex.org/W2187164010","https://openalex.org/W4312516786","https://openalex.org/W2085028021","https://openalex.org/W2138474603","https://openalex.org/W3094139610","https://openalex.org/W937897205","https://openalex.org/W2380707529"],"abstract_inverted_index":{"In":[0,76],"recent":[1],"years,":[2],"asynchronous":[3,32,59,141,164],"circuits":[4,33],"have":[5],"gained":[6],"attention":[7],"in":[8,39,87,116,136],"neural":[9],"network":[10],"chips":[11],"and":[12,25,36,81,110,123,126,176,190],"Internet":[13],"of":[14,22,31,43,46,96,118,131],"Things":[15],"(IoT)":[16],"due":[17],"to":[18,92,146,154],"their":[19],"potential":[20],"advantages":[21,115],"low":[23,35],"power":[24,169,180],"high":[26],"performance.":[27],"However,":[28],"design":[29,48,61,104,108,121,124],"efficiency":[30],"remains":[34],"faces":[37],"challenges":[38],"large-scale":[40],"applications":[41],"because":[42],"the":[44,94,106,128,148,160,163,172,183,187],"lack":[45],"electronic":[47],"automation":[49],"(EDA)":[50],"support.":[51],"This":[52],"article":[53],"presents":[54],"a":[55,68,88,137,167,177],"new":[56,69],"bundled-data":[57],"(BD)":[58],"circuits\u2019":[60],"flow":[62,109],"using":[63],"traditional":[64],"EDA":[65],"tools,":[66],"including":[67],"backward":[70],"delay":[71],"propagation":[72],"constraint":[73,111],"(BDPC)":[74],"method.":[75],"this":[77],"method,":[78,149],"control":[79],"paths":[80,83],"data":[82],"are":[84],"analyzed":[85],"together":[86],"tightly":[89],"coupled":[90],"approach":[91],"improve":[93],"accuracy":[95],"static":[97],"timing":[98],"analysis":[99],"(STA).":[100],"Compared":[101,158],"with":[102,150,159],"other":[103],"flows,":[105],"proposed":[107],"method":[112],"show":[113],"significant":[114],"aspects":[117],"STA":[119],"accuracy,":[120],"efficiency,":[122],"applicability,":[125],"solving":[127],"congestion":[129],"issues":[130],"field-programmable":[132],"gate":[133],"array":[134],"(FPGA)":[135],"previous":[138],"work.":[139],"An":[140],"RISC-V":[142],"processor":[143,165],"was":[144],"implemented":[145],"verify":[147],"selective":[151],"handshake":[152],"technology":[153],"further":[155],"reduce":[156],"power.":[157],"synchronous":[161],"processor,":[162],"achieves":[166],"17.4%":[168],"optimization":[170],"on":[171,182],"TSMC":[173],"65-nm":[174],"process":[175],"48.3%":[178],"dynamic":[179],"savings":[181],"FPGA":[184],"while":[185],"maintaining":[186],"same":[188],"frequency":[189],"resource":[191],"utilization.":[192]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}