{"id":"https://openalex.org/W4399727604","doi":"https://doi.org/10.1109/tvlsi.2024.3412631","title":"Endurance-Aware Compiler for 3-D Stackable FeRAM as Global Buffer in TPU-Like Architecture","display_name":"Endurance-Aware Compiler for 3-D Stackable FeRAM as Global Buffer in TPU-Like Architecture","publication_year":2024,"publication_date":"2024-06-17","ids":{"openalex":"https://openalex.org/W4399727604","doi":"https://doi.org/10.1109/tvlsi.2024.3412631"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2024.3412631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3412631","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055097977","display_name":"Yuan-Chun Luo","orcid":"https://orcid.org/0000-0001-5793-075X"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuan-Chun Luo","raw_affiliation_strings":["School of Electrical and Computer Engineering at Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":"https://orcid.org/0000-0001-5793-075X","affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering at Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072117537","display_name":"Anni Lu","orcid":"https://orcid.org/0000-0002-4415-0866"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anni Lu","raw_affiliation_strings":["School of Electrical and Computer Engineering at Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":"https://orcid.org/0000-0002-4415-0866","affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering at Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021633981","display_name":"Yandong Luo","orcid":"https://orcid.org/0000-0001-8239-0492"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yandong Luo","raw_affiliation_strings":["School of Electrical and Computer Engineering at Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering at Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083426999","display_name":"Sou-Chi Chang","orcid":"https://orcid.org/0000-0001-8128-7784"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sou-Chi Chang","raw_affiliation_strings":["Intel Component Research, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0001-8128-7784","affiliations":[{"raw_affiliation_string":"Intel Component Research, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003855273","display_name":"Uygar E. Avci","orcid":"https://orcid.org/0000-0002-0109-1923"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Uygar Avci","raw_affiliation_strings":["Intel Component Research, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0002-0109-1923","affiliations":[{"raw_affiliation_string":"Intel Component Research, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054894631","display_name":"Shimeng Yu","orcid":"https://orcid.org/0000-0002-0068-3652"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shimeng Yu","raw_affiliation_strings":["School of Electrical and Computer Engineering at Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":"https://orcid.org/0000-0002-0068-3652","affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering at Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5569,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.65081379,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":"32","issue":"9","first_page":"1696","last_page":"1703"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ferroelectric-ram","display_name":"Ferroelectric RAM","score":0.7144852876663208},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6219600439071655},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5703296661376953},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.5274127721786499},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.46781063079833984},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4226628839969635},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3480275273323059},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.2381448745727539},{"id":"https://openalex.org/keywords/history","display_name":"History","score":0.14101839065551758},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.13669434189796448},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.062487125396728516}],"concepts":[{"id":"https://openalex.org/C161164327","wikidata":"https://www.wikidata.org/wiki/Q703656","display_name":"Ferroelectric RAM","level":4,"score":0.7144852876663208},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6219600439071655},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5703296661376953},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.5274127721786499},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.46781063079833984},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4226628839969635},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3480275273323059},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2381448745727539},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.14101839065551758},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.13669434189796448},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.062487125396728516},{"id":"https://openalex.org/C133386390","wikidata":"https://www.wikidata.org/wiki/Q184996","display_name":"Dielectric","level":2,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C79090758","wikidata":"https://www.wikidata.org/wiki/Q1045739","display_name":"Ferroelectricity","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2024.3412631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3412631","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2014651988","https://openalex.org/W2153039279","https://openalex.org/W2522548197","https://openalex.org/W2606722458","https://openalex.org/W2940862705","https://openalex.org/W2963744893","https://openalex.org/W3109398587","https://openalex.org/W3113606433","https://openalex.org/W3194056411","https://openalex.org/W3208430384","https://openalex.org/W4225679617","https://openalex.org/W4226049920","https://openalex.org/W4226124527","https://openalex.org/W4232634182","https://openalex.org/W4317792948","https://openalex.org/W4317793326","https://openalex.org/W4391622616"],"related_works":["https://openalex.org/W2482369952","https://openalex.org/W2495673921","https://openalex.org/W1970647599","https://openalex.org/W2054290933","https://openalex.org/W2483284932","https://openalex.org/W4390231172","https://openalex.org/W4367044244","https://openalex.org/W2047828302","https://openalex.org/W2000803056","https://openalex.org/W2100613454"],"abstract_inverted_index":{"Emerging":[0],"nonvolatile":[1,140],"memories":[2,5,37],"as":[3,78],"embedded":[4,23],"offer":[6],"low":[7],"leakage":[8],"power":[9],"and":[10,22,129,139,164,184,214],"high":[11],"memory":[12,20,27,74,82,203,211],"density,":[13],"compared":[14],"to":[15,93,118,156,172,181,206],"the":[16,30,35,48,57,60,79,95,105,112,120,130,134,182,192,208],"static":[17],"random":[18,25,72],"access":[19,26,73],"(SRAM)":[21],"dynamic":[24],"(eDRAM)":[28],"at":[29],"same":[31],"technology":[32],"node.":[33],"However,":[34],"emerging":[36],"generally":[38],"suffer":[39],"from":[40],"limited":[41,49],"cycling":[42],"endurance.":[43],"For":[44],"read/write":[45],"intensive":[46],"applications,":[47],"endurance":[50,108,121,194,205],"could":[51],"become":[52],"a":[53,84,189],"bottleneck":[54],"that":[55],"limits":[56],"lifetime":[58],"of":[59,83,98,145,191,197],"overall":[61],"system.":[62],"In":[63,110],"this":[64],"work,":[65],"Intel\u2019s":[66],"reported":[67],"prototype":[68],"3-D":[69],"stackable":[70],"ferroelectric":[71],"(FeRAM)":[75],"is":[76,91,126,133,199],"considered":[77],"global":[80],"buffer":[81],"tensor-processing-unit":[85],"(TPU)-like":[86],"architecture.":[87],"An":[88],"endurance-aware":[89],"compiler":[90,114],"proposed":[92,113],"evaluate":[94],"maximum":[96,143],"number":[97,196],"deep":[99],"neural":[100],"network":[101],"(DNN)":[102],"trainings":[103,146],"considering":[104],"experimentally":[106],"measured":[107],"limit.":[109],"addition,":[111],"applies":[115],"two":[116],"strategies":[117],"alleviate":[119],"issue.":[122],"The":[123,142],"first":[124],"strategy":[125,132],"wear":[127],"leveling,":[128],"second":[131],"dual-mode":[135,185],"operation":[136],"between":[137,210],"volatile":[138],"modes.":[141],"numbers":[144],"increase":[147],"by":[148],"<inline-formula":[149,157,165,173],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[150,158,166,174],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[151,159,167,175],"<tex-math":[152,160,168,176],"notation=\"LaTeX\">$6\\times":[153],"$":[154,162,170,178],"</tex-math></inline-formula>":[155,163,171,179],"notation=\"LaTeX\">$300\\times":[161],"notation=\"LaTeX\">$4\\times":[169],"notation=\"LaTeX\">$58\\times":[177],"thanks":[180],"wear-leveling":[183],"operations,":[186],"respectively.":[187],"Finally,":[188],"guideline":[190],"system":[193,215],"(maximum":[195],"trainings)":[198],"provided":[200],"with":[201],"given":[202],"device":[204,212],"bridge":[207],"gap":[209],"engineers":[213],"designers.":[216]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}