{"id":"https://openalex.org/W4399727813","doi":"https://doi.org/10.1109/tvlsi.2024.3409315","title":"iEDCL: Streamlined, False-Error-Free Error Detection and Correction Scheme in a Near-Threshold Enabled 32-bit Processor","display_name":"iEDCL: Streamlined, False-Error-Free Error Detection and Correction Scheme in a Near-Threshold Enabled 32-bit Processor","publication_year":2024,"publication_date":"2024-06-17","ids":{"openalex":"https://openalex.org/W4399727813","doi":"https://doi.org/10.1109/tvlsi.2024.3409315"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2024.3409315","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3409315","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086609776","display_name":"Runze Yu","orcid":"https://orcid.org/0009-0004-9806-3559"},"institutions":[{"id":"https://openalex.org/I47720641","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53","country_code":"CN","type":"education","lineage":["https://openalex.org/I47720641"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Runze Yu","raw_affiliation_strings":["School of Integrated Circuits and the School of Cyber Science and Engineering, Huazhong University of Science and Technology, Wuhan, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits and the School of Cyber Science and Engineering, Huazhong University of Science and Technology, Wuhan, China","institution_ids":["https://openalex.org/I47720641"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100720239","display_name":"Zhenhao Li","orcid":"https://orcid.org/0009-0004-8191-0061"},"institutions":[{"id":"https://openalex.org/I47720641","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53","country_code":"CN","type":"education","lineage":["https://openalex.org/I47720641"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhenhao Li","raw_affiliation_strings":["School of Integrated Circuits and the School of Cyber Science and Engineering, Huazhong University of Science and Technology, Wuhan, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits and the School of Cyber Science and Engineering, Huazhong University of Science and Technology, Wuhan, China","institution_ids":["https://openalex.org/I47720641"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114889575","display_name":"Xi Deng","orcid":"https://orcid.org/0009-0003-1149-7219"},"institutions":[{"id":"https://openalex.org/I47720641","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53","country_code":"CN","type":"education","lineage":["https://openalex.org/I47720641"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xi Deng","raw_affiliation_strings":["School of Integrated Circuits and the School of Cyber Science and Engineering, Huazhong University of Science and Technology, Wuhan, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits and the School of Cyber Science and Engineering, Huazhong University of Science and Technology, Wuhan, China","institution_ids":["https://openalex.org/I47720641"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006041657","display_name":"Zhaoxu Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I47720641","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53","country_code":"CN","type":"education","lineage":["https://openalex.org/I47720641"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhaoxu Wang","raw_affiliation_strings":["School of Integrated Circuits and the School of Cyber Science and Engineering, Huazhong University of Science and Technology, Wuhan, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits and the School of Cyber Science and Engineering, Huazhong University of Science and Technology, Wuhan, China","institution_ids":["https://openalex.org/I47720641"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014516515","display_name":"Wei Jia","orcid":"https://orcid.org/0009-0008-1684-8694"},"institutions":[{"id":"https://openalex.org/I47720641","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53","country_code":"CN","type":"education","lineage":["https://openalex.org/I47720641"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Jia","raw_affiliation_strings":["School of Integrated Circuits and the School of Cyber Science and Engineering, Huazhong University of Science and Technology, Wuhan, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits and the School of Cyber Science and Engineering, Huazhong University of Science and Technology, Wuhan, China","institution_ids":["https://openalex.org/I47720641"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043157271","display_name":"Haoming Zhang","orcid":"https://orcid.org/0009-0004-9202-3142"},"institutions":[{"id":"https://openalex.org/I4210119559","display_name":"Taiwan Semiconductor Manufacturing Company (China)","ror":"https://ror.org/02s0wcj29","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210119559","https://openalex.org/I4210120917"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haoming Zhang","raw_affiliation_strings":["Top-AI Semiconductor Company Ltd., Wuhan, China"],"affiliations":[{"raw_affiliation_string":"Top-AI Semiconductor Company Ltd., Wuhan, China","institution_ids":["https://openalex.org/I4210119559"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005457877","display_name":"Zhenglin Liu","orcid":"https://orcid.org/0000-0002-1546-3417"},"institutions":[{"id":"https://openalex.org/I47720641","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53","country_code":"CN","type":"education","lineage":["https://openalex.org/I47720641"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhenglin Liu","raw_affiliation_strings":["School of Integrated Circuits and the School of Cyber Science and Engineering, Huazhong University of Science and Technology, Wuhan, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits and the School of Cyber Science and Engineering, Huazhong University of Science and Technology, Wuhan, China","institution_ids":["https://openalex.org/I47720641"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5086609776"],"corresponding_institution_ids":["https://openalex.org/I47720641"],"apc_list":null,"apc_paid":null,"fwci":2.922,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.91365583,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":"32","issue":"8","first_page":"1436","last_page":"1446"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.7331405282020569},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.651168167591095},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.6271237730979919},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.572060763835907},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.387198269367218},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.37499698996543884},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35969269275665283},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18794670701026917},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09593439102172852}],"concepts":[{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.7331405282020569},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.651168167591095},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.6271237730979919},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.572060763835907},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.387198269367218},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.37499698996543884},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35969269275665283},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18794670701026917},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09593439102172852},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2024.3409315","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3409315","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1687189316","display_name":null,"funder_award_id":"62274068","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G6724889601","display_name":null,"funder_award_id":"62202178","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1527084955","https://openalex.org/W2082597509","https://openalex.org/W2095351656","https://openalex.org/W2125669810","https://openalex.org/W2323283202","https://openalex.org/W2598245580","https://openalex.org/W2761878354","https://openalex.org/W2769623465","https://openalex.org/W2802288775","https://openalex.org/W2897848076","https://openalex.org/W2901638580","https://openalex.org/W2907165140","https://openalex.org/W2933263187","https://openalex.org/W2944830921","https://openalex.org/W2990042152","https://openalex.org/W3038807513","https://openalex.org/W3145262500","https://openalex.org/W3197906305","https://openalex.org/W3197996658","https://openalex.org/W4221123967","https://openalex.org/W4236432903","https://openalex.org/W4295599121","https://openalex.org/W4313655222"],"related_works":["https://openalex.org/W2411923897","https://openalex.org/W4394546135","https://openalex.org/W4285347720","https://openalex.org/W4200259850","https://openalex.org/W2333831899","https://openalex.org/W2484894494","https://openalex.org/W2367385042","https://openalex.org/W4381186982","https://openalex.org/W2040781570","https://openalex.org/W4226055750"],"abstract_inverted_index":{"This":[0],"article":[1,171],"presents":[2,172],"internal":[3],"error":[4,14,31,118,157],"detection,":[5],"correction,":[6,34],"and":[7,16,35,60,68,142,149],"latching":[8,36],"(iEDCL),":[9],"a":[10,39,90,116,155,160],"designer-friendly,":[11],"fully":[12,180],"functional":[13],"detection":[15,32],"correction":[17],"(EDAC)":[18],"approach":[19],"tailored":[20],"for":[21],"energy-efficient":[22],"near-threshold":[23,187],"systems":[24],"capable":[25],"of":[26,65,110,167,174],"tolerating":[27],"variations.":[28],"It":[29],"embeds":[30],"(ED),":[33],"circuits":[37],"within":[38],"flip-flop":[40],"(FF)":[41],"with":[42,138],"an":[43,77],"additional":[44],"15":[45],"transistors":[46],"to":[47,140,146],"monitor":[48],"critical":[49,147],"paths.":[50],"Notably,":[51],"iEDCL\u2019s":[52],"error-aware":[53],"capability":[54],"remains":[55],"stable":[56],"despite":[57],"clock":[58],"latency":[59],"parasitic":[61],"effects,":[62],"relieving":[63],"designers":[64],"extensive":[66],"involvement":[67],"eliminating":[69],"false":[70,184],"errors.":[71],"iEDCL":[72,136],"is":[73],"automatedly":[74],"implemented":[75],"in":[76],"ARM":[78],"Cortex-M0":[79],"processor":[80],"at":[81,126,159,186],"55":[82],"nm":[83],"without":[84,182],"extra":[85],"architecture":[86],"modifications,":[87],"incurring":[88],"only":[89],"6.78%":[91],"area":[92],"overhead.":[93],"An":[94],"adaptive":[95],"voltage":[96],"scaling":[97],"(AVS)":[98],"loop":[99],"enables":[100],"automatic":[101],"operation,":[102],"achieving":[103],"high":[104],"energy":[105,131,191],"efficiency":[106],"beyond":[107],"the":[108,111,135,165,175],"point":[109],"first":[112,176],"failure":[113],"while":[114,153,189],"maintaining":[115,154],"predefined":[117],"rate.":[119],"Measurement":[120],"results":[121],"obtained":[122],"from":[123],"different":[124],"dies":[125],"various":[127],"temperatures":[128],"demonstrate":[129],"significant":[130],"savings":[132],"achieved":[133],"by":[134],"processor,":[137],"up":[139],"16.9%":[141],"49.1%":[143],"reductions":[144],"compared":[145],"baseline":[148],"signoff":[150],"designs,":[151],"respectively,":[152],"5%":[156],"rate":[158],"16":[161],"MHz":[162],"frequency.":[163],"To":[164],"best":[166],"our":[168],"knowledge,":[169],"this":[170],"one":[173],"FF":[177],"EDAC":[178],"implementations":[179],"operational":[181],"potential":[183],"errors":[185],"voltages":[188],"enhancing":[190],"efficiency.":[192]},"counts_by_year":[{"year":2025,"cited_by_count":8}],"updated_date":"2025-12-21T01:58:51.020947","created_date":"2025-10-10T00:00:00"}