{"id":"https://openalex.org/W4396629601","doi":"https://doi.org/10.1109/tvlsi.2024.3393615","title":"A Check-and-Balance Scheme in Multiphase Delay-Locked Loop","display_name":"A Check-and-Balance Scheme in Multiphase Delay-Locked Loop","publication_year":2024,"publication_date":"2024-05-03","ids":{"openalex":"https://openalex.org/W4396629601","doi":"https://doi.org/10.1109/tvlsi.2024.3393615"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2024.3393615","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/tvlsi.2024.3393615","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Shu-Yu Chang","orcid":"https://orcid.org/0009-0004-8943-0951"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shu-Yu Chang","raw_affiliation_strings":["Electrical Engineering Department, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":"https://orcid.org/0009-0004-8943-0951","affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085636078","display_name":"Shi\u2010Yu Huang","orcid":"https://orcid.org/0000-0002-3721-987X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]},{"id":"https://openalex.org/I92582371","display_name":"Southern Taiwan University of Science and Technology","ror":"https://ror.org/0029n1t76","country_code":"TW","type":"education","lineage":["https://openalex.org/I92582371"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shi-Yu Huang","raw_affiliation_strings":["Electrical Engineering Department, National Tsing Hua University, Hsinchu, Taiwan","Southern Taiwan University of Science and Technology, Tainan, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-3721-987X","affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Southern Taiwan University of Science and Technology, Tainan, Taiwan","institution_ids":["https://openalex.org/I92582371"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03881761,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"32","issue":"7","first_page":"1253","last_page":"1262"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.8256767988204956},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5967469215393066},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5647634267807007},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.5085400342941284},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4765342175960541},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.46349358558654785},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.4283349812030792},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41526004672050476},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.28624778985977173},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.26944199204444885},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2533925175666809},{"id":"https://openalex.org/keywords/control","display_name":"Control (management)","score":0.18009412288665771},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17751753330230713},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.1471610963344574},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1338450014591217},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11873400211334229}],"concepts":[{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.8256767988204956},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5967469215393066},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5647634267807007},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.5085400342941284},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4765342175960541},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.46349358558654785},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.4283349812030792},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41526004672050476},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.28624778985977173},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.26944199204444885},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2533925175666809},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.18009412288665771},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17751753330230713},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.1471610963344574},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1338450014591217},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11873400211334229},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2024.3393615","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/tvlsi.2024.3393615","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G3224897230","display_name":null,"funder_award_id":"110-2221-E-007-120-MY3","funder_id":"https://openalex.org/F4320324515","funder_display_name":"National Taiwan University of Science and Technology"}],"funders":[{"id":"https://openalex.org/F4320324515","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2022147893","https://openalex.org/W2052293768","https://openalex.org/W2058989901","https://openalex.org/W2106036934","https://openalex.org/W2115791390","https://openalex.org/W2147912039","https://openalex.org/W2562137594","https://openalex.org/W2910504680","https://openalex.org/W3015845354","https://openalex.org/W3114319939","https://openalex.org/W3191144789","https://openalex.org/W4205789751"],"related_works":["https://openalex.org/W2898479400","https://openalex.org/W1502047864","https://openalex.org/W2735947162","https://openalex.org/W3149081039","https://openalex.org/W1965937483","https://openalex.org/W2081519689","https://openalex.org/W2080794723","https://openalex.org/W1534698975","https://openalex.org/W2077741953","https://openalex.org/W2976866304"],"abstract_inverted_index":{"Multiphase":[0],"delay-locked":[1],"loop":[2],"(MP-DLL)":[3],"is":[4,46,64],"a":[5,56,77,90,126,145],"technique":[6],"employed":[7],"in":[8],"DDR":[9],"memory":[10,87],"controllers":[11],"to":[12,66,97,118,150],"achieve":[13],"the":[14,24,32,36,41,50,68,98,107,151],"required":[15],"fixed":[16,82],"timing":[17],"delay":[18,26,37,69,73,111,114],"(tSD)":[19],"for":[20,84],"deskew":[21],"functionality.":[22],"Traditionally,":[23],"tunable":[25],"line":[27],"(TDL)":[28],"that":[29],"consists":[30],"of":[31,93,137],"MP-DLL":[33,100,102],"will":[34],"surfer":[35],"period":[38],"mismatch":[39,70,112],"under":[40],"same":[42],"control":[43],"code,":[44],"which":[45],"mainly":[47],"caused":[48],"by":[49],"process":[51],"variation.":[52],"In":[53],"this":[54],"work,":[55],"feature":[57],"called":[58],"check":[59],"and":[60,80,140],"balance":[61],"(CAB)":[62],"scheme":[63],"developed":[65],"fix":[67],"among":[71],"each":[72],"stage,":[74],"thereby":[75],"providing":[76],"more":[78],"robust":[79],"accurate":[81],"tSD":[83],"double-date-rate":[85],"(DDR)":[86],"controller":[88],"with":[89,103,133],"reasonable":[91],"amount":[92],"area":[94,136],"overhead.":[95],"Compared":[96],"baseline":[99,152],"design,":[101],"CAB":[104],"can":[105],"lower":[106],"maximum":[108],"peak-to-peak":[109],"(P2P)":[110],"between":[113],"stages":[115],"from":[116],"51.32":[117],"6.76":[119],"ps":[120],"at":[121,144],"1.6":[122],"GHz,":[123],"utilizing":[124],"only":[125],"90-nm":[127],"CMOS":[128],"process.":[129],"This":[130],"improvement":[131],"comes":[132],"an":[134],"additional":[135],"0.0045":[138],"mm2":[139],"0.55-mW":[141],"power":[142],"consumption":[143],"1.0-V":[146],"supply":[147],"voltage":[148],"compared":[149],"MP-DLL.":[153]},"counts_by_year":[],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}