{"id":"https://openalex.org/W4393059230","doi":"https://doi.org/10.1109/tvlsi.2024.3377130","title":"CV32RT: Enabling Fast Interrupt and Context Switching for RISC-V Microcontrollers","display_name":"CV32RT: Enabling Fast Interrupt and Context Switching for RISC-V Microcontrollers","publication_year":2024,"publication_date":"2024-03-21","ids":{"openalex":"https://openalex.org/W4393059230","doi":"https://doi.org/10.1109/tvlsi.2024.3377130"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2024.3377130","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3377130","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057338073","display_name":"Robert Balas","orcid":"https://orcid.org/0000-0002-7231-9315"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Robert Balas","raw_affiliation_strings":["Integrated Systems Laboratory (IIS), ETH Zürich, Zürich, Switzerland"],"raw_orcid":"https://orcid.org/0000-0002-7231-9315","affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory (IIS), ETH Zürich, Zürich, Switzerland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017154351","display_name":"Alessandro Ottaviano","orcid":"https://orcid.org/0009-0000-9924-3536"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alessandro Ottaviano","raw_affiliation_strings":["Integrated Systems Laboratory (IIS), ETH Zürich, Zürich, Switzerland"],"raw_orcid":"https://orcid.org/0009-0000-9924-3536","affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory (IIS), ETH Zürich, Zürich, Switzerland","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["Integrated Systems Laboratory (IIS), ETH Zürich, Zürich, Switzerland","Department of Electrical, Electronic and Information Engineering (DEI), University of Bologna, Bologna, Italy"],"raw_orcid":"https://orcid.org/0000-0001-8068-3806","affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory (IIS), ETH Zürich, Zürich, Switzerland","institution_ids":[]},{"raw_affiliation_string":"Department of Electrical, Electronic and Information Engineering (DEI), University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5057338073"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.3262,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.97078853,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"32","issue":"6","first_page":"1032","last_page":"1044"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9067000150680542,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9067000150680542,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interrupt","display_name":"Interrupt","score":0.8439153432846069},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.7332168817520142},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6345298290252686},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6042481660842896},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5685044527053833},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.566710889339447},{"id":"https://openalex.org/keywords/context-switch","display_name":"Context switch","score":0.46052393317222595},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4526866674423218},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3050975203514099},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.24843910336494446}],"concepts":[{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.8439153432846069},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.7332168817520142},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6345298290252686},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6042481660842896},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5685044527053833},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.566710889339447},{"id":"https://openalex.org/C53833338","wikidata":"https://www.wikidata.org/wiki/Q1061424","display_name":"Context switch","level":2,"score":0.46052393317222595},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4526866674423218},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3050975203514099},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.24843910336494446},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2024.3377130","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3377130","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:cris.unibo.it:11585/1004695","is_oa":false,"landing_page_url":"https://hdl.handle.net/11585/1004695","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1515026142","https://openalex.org/W1981300725","https://openalex.org/W2034546977","https://openalex.org/W2049342712","https://openalex.org/W2080732703","https://openalex.org/W2105296397","https://openalex.org/W2120185390","https://openalex.org/W2131069932","https://openalex.org/W2145021874","https://openalex.org/W2810566854","https://openalex.org/W2915541671","https://openalex.org/W2963255460","https://openalex.org/W3120481279","https://openalex.org/W3126624136","https://openalex.org/W3153951974","https://openalex.org/W3184118166","https://openalex.org/W3185489186","https://openalex.org/W4206628397","https://openalex.org/W4392157737","https://openalex.org/W4405306638","https://openalex.org/W6630834570","https://openalex.org/W7052266115"],"related_works":["https://openalex.org/W3023320523","https://openalex.org/W3020865779","https://openalex.org/W3010700240","https://openalex.org/W2371982579","https://openalex.org/W2368872761","https://openalex.org/W1502602891","https://openalex.org/W3155063712","https://openalex.org/W2069921548","https://openalex.org/W3002892569","https://openalex.org/W2031800322"],"abstract_inverted_index":{"Processors":[0],"using":[1],"the":[2,14,69,116,152,159,171],"open":[3],"RISC-V":[4,36,83,126],"instruction":[5],"set":[6],"architecture":[7],"(ISA)":[8],"are":[9,38,180],"finding":[10],"increasing":[11],"adoption":[12],"in":[13,41,76,188],"embedded":[15,18],"world.":[16],"Many":[17],"use":[19],"cases":[20],"have":[21,57],"real-time":[22,189],"constraints":[23],"and":[24,28,54,78,128,175],"require":[25],"flexible,":[26],"predictable,":[27],"fast":[29],"reactive":[30],"handling":[31],"of":[32,80,154],"incoming":[33],"events.":[34],"However,":[35],"processors":[37],"still":[39],"lagging":[40],"this":[42,91,109],"area":[43],"compared":[44,169],"to":[45,104,170,183],"more":[46],"mature":[47],"proprietary":[48],"architectures,":[49],"such":[50],"as":[51,140,142],"ARM":[52],"Cortex-M":[53,173],"TriCore,":[55],"which":[56],"been":[58],"tuned":[59],"for":[60,115],"years.":[61],"The":[62,82,177],"default":[63],"interrupt":[64,86,106,138],"controller":[65,87],"standardized":[66],"by":[67,93],"RISC-V,":[68],"core":[70,84,164],"local":[71,85],"interruptor":[72],"(CLINT),":[73],"lacks":[74],"configurability":[75],"prioritization":[77],"preemption":[79],"interrupts.":[81],"(CLIC)":[88],"specification":[89],"addresses":[90],"concern":[92],"enabling":[94],"preemptible,":[95],"low-latency":[96],"vectored":[97],"interrupts":[98],"while":[99],"also":[100,181],"envisioning":[101],"optional":[102],"extensions":[103,179],"improve":[105,184],"latency.":[107],"In":[108],"work,":[110],"we":[111],"implement":[112],"a":[113,133],"CLIC":[114],"CV32E40P,":[117],"an":[118],"industrially":[119],"supported":[120],"open-source":[121,162],"32-bit":[122],"microcontroller":[123],"unit":[124],"(MCU)-class":[125],"core,":[127],"enhance":[129],"it":[130],"with":[131,165],"fastirq:":[132],"custom":[134],"extension":[135],"that":[136],"provides":[137],"latency":[139],"low":[141],"six":[143],"cycles.":[144],"We":[145],"call":[146],"CV32RT":[147,157],"our":[148,155],"enhanced":[149],"core.":[150],"To":[151],"best":[153],"knowledge,":[156],"is":[158],"first":[160],"fully":[161],"RV32":[163],"competitive":[166],"interrupt-handling":[167],"features":[168],"Arm":[172],"series":[174],"TriCore.":[176],"proposed":[178],"demonstrated":[182],"task":[185],"context":[186],"switching":[187],"operating":[190],"systems":[191],"(RTOSs).":[192]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":12},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":1}],"updated_date":"2026-05-21T09:19:25.381259","created_date":"2024-03-22T00:00:00"}