{"id":"https://openalex.org/W4392406221","doi":"https://doi.org/10.1109/tvlsi.2024.3370176","title":"Reconfigurable Stateful Logic Circuit With Cu/CuI/Pt Memristors for In-Memory Computing","display_name":"Reconfigurable Stateful Logic Circuit With Cu/CuI/Pt Memristors for In-Memory Computing","publication_year":2024,"publication_date":"2024-03-04","ids":{"openalex":"https://openalex.org/W4392406221","doi":"https://doi.org/10.1109/tvlsi.2024.3370176"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2024.3370176","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3370176","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042882680","display_name":"Li Luo","orcid":"https://orcid.org/0009-0004-4932-2358"},"institutions":[{"id":"https://openalex.org/I142108993","display_name":"Southwest University","ror":"https://ror.org/01kj4z117","country_code":"CN","type":"education","lineage":["https://openalex.org/I142108993"]},{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["CN","SG"],"is_corresponding":true,"raw_author_name":"Li Luo","raw_affiliation_strings":["College of Artificial Intelligence, Southwest University, Chongqing, China","Department of Electrical and Computer Engineering, National University of Singapore, Queenstown, Singapore"],"raw_orcid":"https://orcid.org/0009-0004-4932-2358","affiliations":[{"raw_affiliation_string":"College of Artificial Intelligence, Southwest University, Chongqing, China","institution_ids":["https://openalex.org/I142108993"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore, Queenstown, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044140776","display_name":"Bochang Li","orcid":"https://orcid.org/0000-0002-8195-6842"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]},{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["CN","SG"],"is_corresponding":false,"raw_author_name":"Bochang Li","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National University of Singapore, Queenstown, Singapore","Emerging Device and Chip Laboratory, Hangzhou Institute of Technology, Xidian University, Hangzhou, China"],"raw_orcid":"https://orcid.org/0000-0002-8195-6842","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore, Queenstown, Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"Emerging Device and Chip Laboratory, Hangzhou Institute of Technology, Xidian University, Hangzhou, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100640128","display_name":"Lidan Wang","orcid":"https://orcid.org/0000-0003-0730-4202"},"institutions":[{"id":"https://openalex.org/I142108993","display_name":"Southwest University","ror":"https://ror.org/01kj4z117","country_code":"CN","type":"education","lineage":["https://openalex.org/I142108993"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lidan Wang","raw_affiliation_strings":["College of Artificial Intelligence, Southwest University, Chongqing, China"],"raw_orcid":"https://orcid.org/0000-0003-0730-4202","affiliations":[{"raw_affiliation_string":"College of Artificial Intelligence, Southwest University, Chongqing, China","institution_ids":["https://openalex.org/I142108993"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023377065","display_name":"Jinpei Tan","orcid":"https://orcid.org/0000-0002-4805-7482"},"institutions":[{"id":"https://openalex.org/I142108993","display_name":"Southwest University","ror":"https://ror.org/01kj4z117","country_code":"CN","type":"education","lineage":["https://openalex.org/I142108993"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinpei Tan","raw_affiliation_strings":["College of Artificial Intelligence, Southwest University, Chongqing, China"],"raw_orcid":"https://orcid.org/0000-0002-4805-7482","affiliations":[{"raw_affiliation_string":"College of Artificial Intelligence, Southwest University, Chongqing, China","institution_ids":["https://openalex.org/I142108993"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035048973","display_name":"Shukai Duan","orcid":"https://orcid.org/0000-0002-0040-3796"},"institutions":[{"id":"https://openalex.org/I142108993","display_name":"Southwest University","ror":"https://ror.org/01kj4z117","country_code":"CN","type":"education","lineage":["https://openalex.org/I142108993"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shukai Duan","raw_affiliation_strings":["College of Artificial Intelligence, Southwest University, Chongqing, China"],"raw_orcid":"https://orcid.org/0000-0002-0040-3796","affiliations":[{"raw_affiliation_string":"College of Artificial Intelligence, Southwest University, Chongqing, China","institution_ids":["https://openalex.org/I142108993"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020260274","display_name":"Chunxiang Zhu","orcid":"https://orcid.org/0000-0002-6548-5366"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Chunxiang Zhu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National University of Singapore, Queenstown, Singapore"],"raw_orcid":"https://orcid.org/0000-0002-6548-5366","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore, Queenstown, Singapore","institution_ids":["https://openalex.org/I165932596"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5042882680"],"corresponding_institution_ids":["https://openalex.org/I142108993","https://openalex.org/I165932596"],"apc_list":null,"apc_paid":null,"fwci":1.1955,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.77662494,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"32","issue":"5","first_page":"835","last_page":"847"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6757280230522156},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.6531260013580322},{"id":"https://openalex.org/keywords/stateful-firewall","display_name":"Stateful firewall","score":0.5887443423271179},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5630919933319092},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5140680074691772},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.49566590785980225},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47215795516967773},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4579325020313263},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.4552941620349884},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35414618253707886},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2038331925868988},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.20025891065597534},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1116148829460144}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6757280230522156},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.6531260013580322},{"id":"https://openalex.org/C22927095","wikidata":"https://www.wikidata.org/wiki/Q1784206","display_name":"Stateful firewall","level":3,"score":0.5887443423271179},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5630919933319092},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5140680074691772},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.49566590785980225},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47215795516967773},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4579325020313263},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.4552941620349884},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35414618253707886},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2038331925868988},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.20025891065597534},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1116148829460144},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2024.3370176","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2024.3370176","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7799999713897705}],"awards":[{"id":"https://openalex.org/G3717965500","display_name":null,"funder_award_id":"62076207","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G4084396767","display_name":null,"funder_award_id":"62076208","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G571593048","display_name":null,"funder_award_id":"U20A20227","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1578783943","https://openalex.org/W2025674646","https://openalex.org/W2045009304","https://openalex.org/W2081729575","https://openalex.org/W2086867508","https://openalex.org/W2089597903","https://openalex.org/W2522667948","https://openalex.org/W2664249309","https://openalex.org/W2755879241","https://openalex.org/W2885064169","https://openalex.org/W2889491624","https://openalex.org/W2899269873","https://openalex.org/W2900379535","https://openalex.org/W2904231959","https://openalex.org/W2916078812","https://openalex.org/W2951990515","https://openalex.org/W2964474519","https://openalex.org/W2965806839","https://openalex.org/W2970608956","https://openalex.org/W2972614379","https://openalex.org/W2976918410","https://openalex.org/W2985844759","https://openalex.org/W3000505821","https://openalex.org/W3002848853","https://openalex.org/W3036353048","https://openalex.org/W3038129536","https://openalex.org/W3136861880","https://openalex.org/W3160102575","https://openalex.org/W3176270230","https://openalex.org/W3184879798","https://openalex.org/W4200015906","https://openalex.org/W4206222163","https://openalex.org/W4211060574","https://openalex.org/W4280623641","https://openalex.org/W4286656399","https://openalex.org/W4292121737","https://openalex.org/W4319459136"],"related_works":["https://openalex.org/W1553855433","https://openalex.org/W1488117239","https://openalex.org/W1966764473","https://openalex.org/W1792381030","https://openalex.org/W3129977055","https://openalex.org/W2082788688","https://openalex.org/W2146588118","https://openalex.org/W1995070188","https://openalex.org/W2149966501","https://openalex.org/W2017528947"],"abstract_inverted_index":{"A":[0],"memristive":[1,47],"stateful":[2,19,93,126],"logic":[3,20,55,69,81,94,109,127,155,176,182,187],"circuit":[4,21,48,60],"can":[5,129],"provide":[6],"a":[7,45,115,158],"non-von":[8],"Neumann":[9],"computing":[10,89,141],"architecture":[11],"for":[12,71,80,199],"integrating":[13],"computation":[14],"and":[15,36,73,143,151,171,191],"storage.":[16],"However,":[17],"the":[18,58,64,67,107,121,140,146,168,172],"based":[22],"on":[23],"memristors":[24],"presents":[25],"challenges":[26],"in":[27,132,137,157,181],"terms":[28],"of":[29,63,66,106,145,153,167],"computational":[30,184],"complexity,":[31,185],"reconfigurability,":[32,186],"crossbar":[33,102,118],"array":[34,160],"compatibility,":[35],"sneak":[37,122,192],"path":[38,123],"problems.":[39],"In":[40],"this":[41,154],"article,":[42],"we":[43],"propose":[44],"fully":[46],"structure,":[49],"which":[50,83,194],"realizes":[51],"all":[52],"16":[53],"Boolean":[54],"operations":[56,95,128],"with":[57],"same":[59,68],"topology.":[61],"Because":[62],"use":[65],"variable":[70],"input":[72],"output,":[74],"no":[75],"additional":[76],"circuitry":[77],"is":[78,84,111],"required":[79],"cascading,":[82,188],"beneficial":[85],"to":[86,114],"enable":[87],"complicated":[88],"tasks.":[90],"The":[91,104,149],"proposed":[92],"are":[96,161],"experimentally":[97],"demonstrated":[98],"within":[99],"Cu/CuI/Pt":[100],"memristor":[101],"array.":[103,148],"application":[105],"presented":[108,175],"design":[110,156,177],"further":[112],"extended":[113],"one-transistor\u2013one-memristor":[116],"(1T1M)":[117],"array,":[119],"overcoming":[120],"problem.":[124],"Moreover,":[125],"be":[130],"performed":[131],"columns,":[133],"rather":[134],"than":[135],"solely":[136],"rows,":[138],"improving":[139],"capability":[142],"flexibility":[144],"1T1M":[147,159],"feasibility":[150],"reliability":[152],"verified":[162],"using":[163],"two":[164],"case":[165],"studies":[166],"adder\u2013subtractor":[169],"combination":[170],"multiplexer.":[173],"Our":[174],"shows":[178],"superior":[179],"performance":[180],"completeness,":[183],"parallel":[189],"computing,":[190],"path,":[193],"opens":[195],"up":[196],"an":[197],"avenue":[198],"next-generation":[200],"in-memory":[201],"computing.":[202]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1}],"updated_date":"2026-04-28T14:05:53.105641","created_date":"2025-10-10T00:00:00"}