{"id":"https://openalex.org/W4390075484","doi":"https://doi.org/10.1109/tvlsi.2023.3343369","title":"RA-Aware Fail Data Collection Architecture for Cost Reduction","display_name":"RA-Aware Fail Data Collection Architecture for Cost Reduction","publication_year":2023,"publication_date":"2023-12-21","ids":{"openalex":"https://openalex.org/W4390075484","doi":"https://doi.org/10.1109/tvlsi.2023.3343369"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2023.3343369","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/tvlsi.2023.3343369","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100782289","display_name":"Hayoung Lee","orcid":"https://orcid.org/0000-0002-6868-0829"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hayoung Lee","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-6868-0829","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045379772","display_name":"Sooryeong Lee","orcid":"https://orcid.org/0009-0002-1669-3692"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sooryeong Lee","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068528309","display_name":"Sungho Kang","orcid":"https://orcid.org/0000-0002-7093-2095"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungho Kang","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-7093-2095","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SoC Laboratory, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I193775966"],"apc_list":null,"apc_paid":null,"fwci":0.2651,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.51034929,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"32","issue":"6","first_page":"1136","last_page":"1149"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12127","display_name":"Software System Performance and Reliability","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6913901567459106},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6096433401107788},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5963895320892334},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.5879384875297546},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5806081891059875},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5628781914710999},{"id":"https://openalex.org/keywords/memory-test","display_name":"Memory test","score":0.5275539755821228},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.4967401623725891},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48644042015075684},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4658888876438141},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.46483656764030457},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.44734781980514526},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.43153178691864014},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4107731282711029},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26801949739456177},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17536795139312744},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1579907238483429},{"id":"https://openalex.org/keywords/medicine","display_name":"Medicine","score":0.08111405372619629}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6913901567459106},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6096433401107788},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5963895320892334},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5879384875297546},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5806081891059875},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5628781914710999},{"id":"https://openalex.org/C3017990537","wikidata":"https://www.wikidata.org/wiki/Q6815759","display_name":"Memory test","level":3,"score":0.5275539755821228},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.4967401623725891},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48644042015075684},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4658888876438141},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.46483656764030457},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.44734781980514526},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.43153178691864014},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4107731282711029},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26801949739456177},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17536795139312744},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1579907238483429},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.08111405372619629},{"id":"https://openalex.org/C169900460","wikidata":"https://www.wikidata.org/wiki/Q2200417","display_name":"Cognition","level":2,"score":0.0},{"id":"https://openalex.org/C118552586","wikidata":"https://www.wikidata.org/wiki/Q7867","display_name":"Psychiatry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2023.3343369","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/tvlsi.2023.3343369","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G7424216312","display_name":null,"funder_award_id":"20019363","funder_id":"https://openalex.org/F4320321681","funder_display_name":"Ministry of Trade, Industry and Energy"}],"funders":[{"id":"https://openalex.org/F4320321681","display_name":"Ministry of Trade, Industry and Energy","ror":"https://ror.org/008nkqk13"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W1509465067","https://openalex.org/W1567270582","https://openalex.org/W1595368737","https://openalex.org/W1597555784","https://openalex.org/W1606641176","https://openalex.org/W1922475305","https://openalex.org/W1977544747","https://openalex.org/W1984875683","https://openalex.org/W2038176281","https://openalex.org/W2078063367","https://openalex.org/W2083129574","https://openalex.org/W2096607693","https://openalex.org/W2097643666","https://openalex.org/W2098987953","https://openalex.org/W2104613728","https://openalex.org/W2117531486","https://openalex.org/W2125243795","https://openalex.org/W2132584944","https://openalex.org/W2133152346","https://openalex.org/W2133690084","https://openalex.org/W2136759973","https://openalex.org/W2142250386","https://openalex.org/W2145508363","https://openalex.org/W2152425525","https://openalex.org/W2155525772","https://openalex.org/W2155640457","https://openalex.org/W2160151564","https://openalex.org/W2169087039","https://openalex.org/W2478679151","https://openalex.org/W2562062433","https://openalex.org/W2581118642","https://openalex.org/W2760338732","https://openalex.org/W2762908080","https://openalex.org/W3123810022","https://openalex.org/W3203143386","https://openalex.org/W4235914240","https://openalex.org/W4249672558","https://openalex.org/W6640794256","https://openalex.org/W6676715955"],"related_works":["https://openalex.org/W3048967625","https://openalex.org/W2044064773","https://openalex.org/W2587873888","https://openalex.org/W3093911585","https://openalex.org/W1975698617","https://openalex.org/W2047684617","https://openalex.org/W1575240748","https://openalex.org/W2782503170","https://openalex.org/W2057867585","https://openalex.org/W4389371524"],"abstract_inverted_index":{"As":[0],"fault":[1,67,85,135,148,169],"occurrence":[2],"probability":[3],"has":[4,28,54,77,87],"increased":[5,29,34,59,79,88],"with":[6,154,245],"corresponding":[7],"increases":[8],"in":[9,51,89,94,171,195],"memory":[10,14,66,72,98,118,127,134,147,172,178,186,204,229],"density":[11],"and":[12,16,41,206,218,231,242],"capacity,":[13],"test":[15,38,205],"repair":[17,173,187,197,207],"have":[18],"been":[19,55],"widely":[20],"used.":[21],"However,":[22],"the":[23,33,42,58,81,92,95,124,130,160,180,196,200,214,219,226,246],"total":[24,201],"cost":[25,35,53,202,215],"for":[26,45,168,203],"these":[27,102],"dramatically":[30],"due":[31],"to":[32,91,158,184],"of":[36,61,97,216,240],"automatic":[37],"equipment":[39],"(ATE)":[40],"time":[43,76,182,233],"required":[44,167],"redundancy":[46],"analysis":[47,86,170],"(RA).":[48],"The":[49,74],"increase":[50,93],"ATE":[52,217],"caused":[56],"by":[57,212,237],"size":[60,230],"fail":[62,106,116,125,227],"address":[63,101,117,126,228],"memory,":[64],"where":[65],"information":[68,136,149,166],"is":[69,110,189],"stored":[70],"during":[71,84,177],"test.":[73],"RA":[75,181,220,232],"also":[78,190],"because":[80],"difficulty":[82],"encountered":[83],"proportion":[90],"number":[96],"faults.":[99],"To":[100],"problems,":[103],"an":[104,238],"RA-aware":[105],"data":[107,142,156,161],"collection":[108],"architecture":[109,131],"proposed.":[111],"This":[112],"includes":[113],"a":[114],"new":[115],"structure":[119],"that":[120,225],"can":[121,132,150,174,208,234],"significantly":[122],"reduce":[123,159],"size.":[128,162],"Moreover,":[129],"integrate":[133],"using":[137],"simple":[138],"calculations":[139],"without":[140,192],"any":[141,193],"losses.":[143],"In":[144],"addition,":[145],"unnecessary":[146],"be":[151,175,209,235],"eliminated":[152],"easily":[153],"efficient":[155],"encoding":[157],"Furthermore,":[163],"since":[164],"some":[165],"collected":[176],"test,":[179],"needed":[183],"find":[185],"solutions":[188],"reduced":[191,211,236],"degradation":[194],"rate.":[198],"Consequently,":[199],"considerably":[210],"reducing":[213],"time.":[221],"Experimental":[222],"results":[223],"reveal":[224],"average":[239],"63%":[241],"41%,":[243],"respectively,":[244],"proposed":[247],"architecture.":[248]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-12-25T23:11:45.687758","created_date":"2025-10-10T00:00:00"}