{"id":"https://openalex.org/W4390357619","doi":"https://doi.org/10.1109/tvlsi.2023.3342734","title":"A PPA Study for Heterogeneous 3-D IC Options: Monolithic, Hybrid Bonding, and Microbumping","display_name":"A PPA Study for Heterogeneous 3-D IC Options: Monolithic, Hybrid Bonding, and Microbumping","publication_year":2023,"publication_date":"2023-12-28","ids":{"openalex":"https://openalex.org/W4390357619","doi":"https://doi.org/10.1109/tvlsi.2023.3342734"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2023.3342734","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3342734","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100434618","display_name":"Jinwoo Kim","orcid":"https://orcid.org/0000-0003-4380-6656"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jinwoo Kim","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Intel Corporation, Santa Clara, CA, USA"],"raw_orcid":"https://orcid.org/0000-0003-4380-6656","affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007481878","display_name":"Lingjun Zhu","orcid":"https://orcid.org/0000-0003-1520-0796"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lingjun Zhu","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":"https://orcid.org/0000-0003-1520-0796","affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065505938","display_name":"Hakki Mert Torun","orcid":"https://orcid.org/0000-0002-9611-1658"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]},{"id":"https://openalex.org/I4210153776","display_name":"Apple (United States)","ror":"https://ror.org/059hsda18","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153776"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hakki Mert Torun","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Apple Inc., San Diego, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-9611-1658","affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Apple Inc., San Diego, CA, USA","institution_ids":["https://openalex.org/I4210153776"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085554167","display_name":"Madhavan Swaminathan","orcid":"https://orcid.org/0000-0003-1729-2807"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Madhavan Swaminathan","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":"https://orcid.org/0000-0003-1729-2807","affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-2267-5282","affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.179,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.77068426,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":"32","issue":"3","first_page":"401","last_page":"412"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9896000027656555,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11315","display_name":"Phase-change materials and chalcogenides","score":0.9847999811172485,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7592287063598633},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6551830768585205},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6406635046005249},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5062893629074097},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.46095043420791626},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3972575068473816},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37711629271507263},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36543458700180054},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3499200940132141},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29125189781188965},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.27583611011505127},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11460846662521362},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.0867493748664856}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7592287063598633},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6551830768585205},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6406635046005249},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5062893629074097},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.46095043420791626},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3972575068473816},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37711629271507263},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36543458700180054},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3499200940132141},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29125189781188965},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.27583611011505127},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11460846662521362},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0867493748664856},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2023.3342734","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3342734","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6100000143051147,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G2099603480","display_name":null,"funder_award_id":"CHIMES 3136.002","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"},{"id":"https://openalex.org/G8535248170","display_name":null,"funder_award_id":"RS-2023-00234159","funder_id":"https://openalex.org/F4320321681","funder_display_name":"Ministry of Trade, Industry and Energy"},{"id":"https://openalex.org/G858646559","display_name":null,"funder_award_id":"1415187652","funder_id":"https://openalex.org/F4320321681","funder_display_name":"Ministry of Trade, Industry and Energy"}],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320321681","display_name":"Ministry of Trade, Industry and Energy","ror":"https://ror.org/008nkqk13"},{"id":"https://openalex.org/F4320332359","display_name":"Office of Science","ror":"https://ror.org/00mmn6b08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1964678809","https://openalex.org/W2023070535","https://openalex.org/W2317953216","https://openalex.org/W2569250791","https://openalex.org/W2946438059","https://openalex.org/W2984636074","https://openalex.org/W3005962614","https://openalex.org/W3036389542","https://openalex.org/W3162727592","https://openalex.org/W4200341486","https://openalex.org/W4253751283"],"related_works":["https://openalex.org/W2378211422","https://openalex.org/W2745001401","https://openalex.org/W4321353415","https://openalex.org/W2130974462","https://openalex.org/W2028665553","https://openalex.org/W2086519370","https://openalex.org/W972276598","https://openalex.org/W2087343574","https://openalex.org/W4246352526","https://openalex.org/W1757458251"],"abstract_inverted_index":{"In":[0,129],"this":[1],"article,":[2],"we":[3,37,108,131],"present":[4,32],"three":[5,35],"commercial-grade":[6],"3-D":[7,26,58,104,126,143,148,159,178,196],"IC":[8,59,105],"designs":[9],"based":[10,166],"on":[11,40,154,167],"state-of-the-art":[12],"design":[13,83],"technologies,":[14],"specifically":[15],"microbumping":[16,98,147],"(3-D":[17],"die":[18],"stacking),":[19],"hybrid":[20,81],"bonding":[21,82],"(wafer-on-wafer":[22],"bonding),":[23],"and":[24,43,46,61,191],"monolithic":[25],"(M3D)":[27],"ICs.":[28],"To":[29],"highlight":[30],"tradeoffs":[31],"in":[33,56,145],"these":[34],"designs,":[36],"perform":[38,152],"analyses":[39],"power,":[41],"performance,":[42],"area":[44],"(PPA)":[45],"the":[47,53,68,77,80,85,100,113,122,133,146,155,164,176,180,192],"clock":[48],"tree.":[49],"We":[50,150],"also":[51,151],"model":[52],"tier-to-tier":[54],"interconnection":[55],"each":[57,71],"methodology":[60,136],"analyze":[62],"signal":[63],"integrity":[64],"(SI)":[65],"to":[66,93,112,137,162,189],"assess":[67],"reliability":[69,102,165],"of":[70,89,125,142,158],"design.":[72,149],"From":[73],"our":[74,110],"experiments":[75],"using":[76],"OpenPiton":[78],"benchmark,":[79],"shows":[84,99,179],"best":[86,101,181],"timing":[87],"improvement":[88],"81.4%":[90],"when":[91],"compared":[92,188],"its":[94],"2-D":[95],"counterpart,":[96],"while":[97],"among":[103,195],"designs.":[106],"Moreover,":[107],"expand":[109],"study":[111],"commercial":[114],"processor":[115],"architecture,":[116],"which":[117,185],"is":[118,186],"Arm":[119],"Cortex-A53,":[120],"with":[121],"new":[123,156,173],"set":[124,157],"integration":[127,197],"options.":[128,198],"addition,":[130],"show":[132],"microbump":[134],"assignment":[135],"handle":[138],"a":[139,172],"large":[140],"number":[141],"interconnections":[144],"SI":[153],"intertier/interdie":[160],"connections":[161],"discuss":[163],"their":[168],"physical":[169],"dimensions.":[170],"With":[171],"benchmark":[174],"design,":[175],"hybrid-bonding":[177],"energy\u2013delay-product":[182],"(EDP)":[183],"improvement,":[184],"25.8%":[187],"2-D,":[190],"largest":[193],"eye-opening":[194]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":5}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}