{"id":"https://openalex.org/W4390017976","doi":"https://doi.org/10.1109/tvlsi.2023.3337777","title":"HARDSEA: Hybrid Analog-ReRAM Clustering and Digital-SRAM In-Memory Computing Accelerator for Dynamic Sparse Self-Attention in Transformer","display_name":"HARDSEA: Hybrid Analog-ReRAM Clustering and Digital-SRAM In-Memory Computing Accelerator for Dynamic Sparse Self-Attention in Transformer","publication_year":2023,"publication_date":"2023-12-20","ids":{"openalex":"https://openalex.org/W4390017976","doi":"https://doi.org/10.1109/tvlsi.2023.3337777"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2023.3337777","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3337777","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047073566","display_name":"Shiwei Liu","orcid":"https://orcid.org/0000-0002-0564-4900"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Shiwei Liu","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070995330","display_name":"Chen Mu","orcid":"https://orcid.org/0009-0008-7085-6177"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chen Mu","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110958945","display_name":"Hao Jiang","orcid":"https://orcid.org/0009-0001-8534-4130"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hao Jiang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031289228","display_name":"Yunzhengmao Wang","orcid":"https://orcid.org/0009-0002-4125-4181"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yunzhengmao Wang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100772154","display_name":"Jinshan Zhang","orcid":"https://orcid.org/0000-0002-7486-9898"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinshan Zhang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028001898","display_name":"Feng Lin","orcid":"https://orcid.org/0000-0001-8941-7010"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Feng Lin","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085433686","display_name":"Keji Zhou","orcid":"https://orcid.org/0000-0002-3078-4542"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210114190","display_name":"Shanghai Zhangjiang Laboratory","ror":"https://ror.org/0208qbg77","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210114190"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Keji Zhou","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","Zhangjiang Laboratory, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"Zhangjiang Laboratory, Shanghai, China","institution_ids":["https://openalex.org/I4210114190"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100453158","display_name":"Qi Liu","orcid":"https://orcid.org/0000-0001-7062-831X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210114190","display_name":"Shanghai Zhangjiang Laboratory","ror":"https://ror.org/0208qbg77","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210114190"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qi Liu","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","Zhangjiang Laboratory, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"Zhangjiang Laboratory, Shanghai, China","institution_ids":["https://openalex.org/I4210114190"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051205321","display_name":"Chixiao Chen","orcid":"https://orcid.org/0000-0002-5980-4236"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210114190","display_name":"Shanghai Zhangjiang Laboratory","ror":"https://ror.org/0208qbg77","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210114190"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chixiao Chen","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","Zhangjiang Laboratory, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"Zhangjiang Laboratory, Shanghai, China","institution_ids":["https://openalex.org/I4210114190"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5047073566"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":4.0404,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.946544,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":99,"max":100},"biblio":{"volume":"32","issue":"2","first_page":"269","last_page":"282"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12676","display_name":"Machine Learning and ELM","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7159901857376099},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.6802756786346436},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6285554766654968},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.45867687463760376},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4253040552139282},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4188939929008484},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.41317373514175415},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.40185216069221497},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3619268536567688},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2631039619445801},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16641303896903992},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15167924761772156},{"id":"https://openalex.org/keywords/search-engine","display_name":"Search engine","score":0.10534313321113586},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.102271169424057}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7159901857376099},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.6802756786346436},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6285554766654968},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.45867687463760376},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4253040552139282},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4188939929008484},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.41317373514175415},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.40185216069221497},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3619268536567688},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2631039619445801},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16641303896903992},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15167924761772156},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.10534313321113586},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.102271169424057},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2023.3337777","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3337777","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[{"id":"https://openalex.org/G1411627799","display_name":null,"funder_award_id":"XDB44000000","funder_id":"https://openalex.org/F4320321133","funder_display_name":"Chinese Academy of Sciences"},{"id":"https://openalex.org/G3811634314","display_name":null,"funder_award_id":"2021ZD0114400","funder_id":"https://openalex.org/F4320330373","funder_display_name":"Research and Innovation in Science and Technology Project"},{"id":"https://openalex.org/G3865280386","display_name":null,"funder_award_id":"62322404","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G5389176904","display_name":null,"funder_award_id":"10QA1407300","funder_id":"https://openalex.org/F4320327803","funder_display_name":"Shanghai Rising-Star Program"},{"id":"https://openalex.org/G6354082239","display_name":null,"funder_award_id":"61732020","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320321133","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35"},{"id":"https://openalex.org/F4320327803","display_name":"Shanghai Rising-Star Program","ror":null},{"id":"https://openalex.org/F4320330373","display_name":"Research and Innovation in Science and Technology Project","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":61,"referenced_works":["https://openalex.org/W2108435403","https://openalex.org/W2124509324","https://openalex.org/W2399958287","https://openalex.org/W2775771159","https://openalex.org/W2896457183","https://openalex.org/W2923014074","https://openalex.org/W2964110616","https://openalex.org/W2979826702","https://openalex.org/W2997753998","https://openalex.org/W3003821665","https://openalex.org/W3005619596","https://openalex.org/W3015468748","https://openalex.org/W3017024317","https://openalex.org/W3039320313","https://openalex.org/W3048234025","https://openalex.org/W3080374890","https://openalex.org/W3085139254","https://openalex.org/W3106298483","https://openalex.org/W3123801173","https://openalex.org/W3128966520","https://openalex.org/W3131922516","https://openalex.org/W3134526034","https://openalex.org/W3135765046","https://openalex.org/W3159727696","https://openalex.org/W3189877953","https://openalex.org/W3206453033","https://openalex.org/W3207622241","https://openalex.org/W3209892756","https://openalex.org/W3213412675","https://openalex.org/W4210519761","https://openalex.org/W4212888381","https://openalex.org/W4214686755","https://openalex.org/W4220865834","https://openalex.org/W4221086307","https://openalex.org/W4221089937","https://openalex.org/W4225821867","https://openalex.org/W4280496502","https://openalex.org/W4291653336","https://openalex.org/W4292779060","https://openalex.org/W4293499136","https://openalex.org/W4295838474","https://openalex.org/W4308083513","https://openalex.org/W4308083526","https://openalex.org/W4308083827","https://openalex.org/W4308485573","https://openalex.org/W4360606782","https://openalex.org/W4360831786","https://openalex.org/W4360831795","https://openalex.org/W4360831803","https://openalex.org/W4360832001","https://openalex.org/W4381233128","https://openalex.org/W6638721287","https://openalex.org/W6739901393","https://openalex.org/W6755207826","https://openalex.org/W6763509872","https://openalex.org/W6771626834","https://openalex.org/W6772230799","https://openalex.org/W6772372951","https://openalex.org/W6776048684","https://openalex.org/W6778883912","https://openalex.org/W6796494063"],"related_works":["https://openalex.org/W2004526657","https://openalex.org/W3137037072","https://openalex.org/W4225907024","https://openalex.org/W4308870977","https://openalex.org/W2983750276","https://openalex.org/W3164445786","https://openalex.org/W2802367674","https://openalex.org/W2912892722","https://openalex.org/W2993390155","https://openalex.org/W2562493617"],"abstract_inverted_index":{"Self-attention-based":[0],"transformers":[1],"have":[2],"outperformed":[3],"recurrent":[4],"and":[5,26,39,60,90,166,192],"convolutional":[6],"neural":[7],"networks":[8],"(RNN/":[9],"CNNs)":[10],"in":[11,51,156],"many":[12],"applications.":[13,53],"Despite":[14],"the":[15,96,153,238],"effectiveness,":[16],"calculating":[17],"self-attention":[18,50,73],"is":[19,104,119,129],"prohibitively":[20],"costly":[21],"due":[22],"to":[23,94,106,138,151,169,213],"quadratic":[24],"computation":[25],"memory":[27],"requirements.":[28],"To":[29,54],"solve":[30],"this":[31,33],"challenge,":[32],"article":[34],"proposes":[35],"a":[36,45,146],"hybrid":[37,81],"analog-ReRAM":[38],"digital-SRAM":[40],"in-memory":[41,82],"computing":[42,83,117,134],"accelerator":[43,48],"(HARDSEA),":[44],"computing-in-memory":[46],"(CIM)":[47],"supporting":[49],"transformer":[52,215],"trade":[55],"off":[56],"between":[57],"energy":[58,208,235],"efficiency":[59,209,236],"algorithm":[61],"accuracy,":[62],"HARDSEA":[63,163,217],"features":[64],"an":[65,132],"algorithm-architecture-circuit":[66],"codesign.":[67],"A":[68,80],"product-quantization-based":[69],"scheme":[70],"dynamically":[71],"facilitates":[72],"sparsity":[74,140,171],"by":[75],"predicting":[76],"lightweight":[77],"token":[78,112],"relevance.":[79],"architecture":[84],"employs":[85],"both":[86],"high-efficiency":[87],"analog":[88],"ReRAM-CIM":[89,157],"high-precision":[91],"digital":[92],"SRAM-CIM":[93],"implement":[95],"proposed":[97],"new":[98],"scheme.":[99],"The":[100,121],"ReRAM-CIM,":[101],"whose":[102],"precision":[103],"sensitive":[105],"circuit":[107,150],"nonidealities,":[108],"takes":[109],"charge":[110],"of":[111,241],"relevance":[113],"prediction":[114],"where":[115],"only":[116],"monotonicity":[118],"demanded.":[120],"SRAM-CIM,":[122],"utilized":[123],"for":[124],"exact":[125],"sparse":[126],"attention":[127],"computing,":[128],"reorganized":[130],"as":[131],"on-memory-boundary":[133],"scheme,":[135],"thus":[136],"adapting":[137],"irregular":[139],"patterns.":[141],"In":[142],"addition,":[143],"we":[144],"propose":[145],"time-domain":[147],"winner-take-all":[148],"(WTA)":[149],"replace":[152],"expensive":[154],"ADCs":[155],"macros.":[158],"Experimental":[159],"results":[160],"show":[161],"that":[162],"prunes":[164],"BERT":[165],"GPT-2":[167],"models":[168],"12%\u201333%":[170],"without":[172],"accuracy":[173],"loss,":[174],"achieving":[175],"<inline-formula":[176,184,193,201,219,227],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[177,185,194,202,220,228],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[178,186,195,203,221,229],"<tex-math":[179,187,196,204,222,230],"notation=\"LaTeX\">$13.5\\times":[180],"$":[181,189,198,206,224,232],"</tex-math></inline-formula>":[182,190,199,207,225,233],"\u2013":[183,200,226],"notation=\"LaTeX\">$28.5\\times":[188],"speedup":[191],"notation=\"LaTeX\">$291.6\\times":[197],"notation=\"LaTeX\">$1894.3\\times":[205],"over":[210],"GPU.":[211],"Compared":[212],"state-of-the-art":[214],"accelerators,":[216],"has":[218],"notation=\"LaTeX\">$1.2\\times":[223],"notation=\"LaTeX\">$14.9\\times":[231],"better":[234],"at":[237],"same":[239],"level":[240],"throughput.":[242]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":18},{"year":2024,"cited_by_count":9}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}