{"id":"https://openalex.org/W4388739202","doi":"https://doi.org/10.1109/tvlsi.2023.3330993","title":"WRA-SS: A High-Performance Accelerator Integrating Winograd With Structured Sparsity for Convolutional Neural Networks","display_name":"WRA-SS: A High-Performance Accelerator Integrating Winograd With Structured Sparsity for Convolutional Neural Networks","publication_year":2023,"publication_date":"2023-11-16","ids":{"openalex":"https://openalex.org/W4388739202","doi":"https://doi.org/10.1109/tvlsi.2023.3330993"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2023.3330993","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3330993","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100719382","display_name":"Chen Yang","orcid":"https://orcid.org/0000-0002-8221-7670"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Chen Yang","raw_affiliation_strings":["School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China"],"raw_orcid":"https://orcid.org/0000-0002-8221-7670","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046312537","display_name":"Yishuo Meng","orcid":"https://orcid.org/0000-0002-3402-6386"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yishuo Meng","raw_affiliation_strings":["School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057615715","display_name":"Jiawei Xi","orcid":null},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiawei Xi","raw_affiliation_strings":["School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021185664","display_name":"Siwei Xiang","orcid":null},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Siwei Xiang","raw_affiliation_strings":["School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080354346","display_name":"Jianfei Wang","orcid":"https://orcid.org/0009-0004-0132-3319"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianfei Wang","raw_affiliation_strings":["School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China"],"raw_orcid":"https://orcid.org/0009-0004-0132-3319","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034840700","display_name":"Kuizhi Mei","orcid":"https://orcid.org/0000-0002-8119-3726"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kuizhi Mei","raw_affiliation_strings":["School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5100719382"],"corresponding_institution_ids":["https://openalex.org/I87445476"],"apc_list":null,"apc_paid":null,"fwci":1.3592,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.81275019,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":"32","issue":"1","first_page":"164","last_page":"177"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9908000230789185,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9908000230789185,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.989799976348877,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9884999990463257,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.6357696056365967},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6058024764060974},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5877968072891235},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5475103855133057},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4632019102573395},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.44916751980781555},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42085176706314087},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.42070138454437256},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4196876883506775},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.25355061888694763},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.23099124431610107},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19931894540786743},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.1175219714641571}],"concepts":[{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.6357696056365967},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6058024764060974},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5877968072891235},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5475103855133057},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4632019102573395},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.44916751980781555},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42085176706314087},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.42070138454437256},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4196876883506775},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.25355061888694763},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.23099124431610107},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19931894540786743},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.1175219714641571}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2023.3330993","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3330993","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G963865091","display_name":null,"funder_award_id":"62176206","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":55,"referenced_works":["https://openalex.org/W1487564550","https://openalex.org/W1677182931","https://openalex.org/W2172654076","https://openalex.org/W2241336042","https://openalex.org/W2289252105","https://openalex.org/W2592875630","https://openalex.org/W2623629680","https://openalex.org/W2625457103","https://openalex.org/W2768993447","https://openalex.org/W2789876780","https://openalex.org/W2798170643","https://openalex.org/W2808739938","https://openalex.org/W2893813411","https://openalex.org/W2904902077","https://openalex.org/W2913221350","https://openalex.org/W2940399336","https://openalex.org/W2949619037","https://openalex.org/W2950656546","https://openalex.org/W2963759562","https://openalex.org/W2964525696","https://openalex.org/W2977634443","https://openalex.org/W2979439447","https://openalex.org/W2987129023","https://openalex.org/W3000160544","https://openalex.org/W3018618942","https://openalex.org/W3023485717","https://openalex.org/W3035442541","https://openalex.org/W3038838661","https://openalex.org/W3041223772","https://openalex.org/W3043504674","https://openalex.org/W3090600872","https://openalex.org/W3091920657","https://openalex.org/W3093577244","https://openalex.org/W3104263540","https://openalex.org/W3118404249","https://openalex.org/W3134012069","https://openalex.org/W3159322265","https://openalex.org/W3164217046","https://openalex.org/W3172752666","https://openalex.org/W3184998487","https://openalex.org/W3187481008","https://openalex.org/W3196072617","https://openalex.org/W3217077065","https://openalex.org/W4206551567","https://openalex.org/W4206719179","https://openalex.org/W4243682116","https://openalex.org/W4297094636","https://openalex.org/W4312264301","https://openalex.org/W6638632666","https://openalex.org/W6640442106","https://openalex.org/W6677580257","https://openalex.org/W6725543821","https://openalex.org/W6734433951","https://openalex.org/W6747766405","https://openalex.org/W7038994942"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2027972911","https://openalex.org/W4225949190","https://openalex.org/W2149404148","https://openalex.org/W2612099726","https://openalex.org/W2160632767","https://openalex.org/W2048159764"],"abstract_inverted_index":{"Sparsification":[0],"for":[1,138],"convolutional":[2],"neural":[3],"networks":[4],"(CNNs)":[5],"and":[6,32,63,87,127,144],"convolution":[7],"acceleration":[8],"algorithms":[9],"such":[10],"as":[11],"the":[12,21,30,44,48,53,90,95],"Winograd":[13,33,49],"algorithm":[14],"are":[15,68],"two":[16],"efficient":[17],"ways":[18],"to":[19,41,85,113],"reduce":[20,43,89],"intensive":[22],"computations":[23,92],"of":[24,55],"existing":[25],"CNNs.":[26],"To":[27,51],"better":[28],"combine":[29],"sparsification":[31],"algorithm,":[34],"a":[35,58,73],"close":[36],"integration":[37],"method":[38,82],"is":[39,83,102],"proposed":[40,84],"dynamically":[42],"invalid":[45,91],"parameters":[46],"following":[47],"transformation.":[50],"address":[52],"limitation":[54],"data":[56,65],"bandwidth,":[57],"hierarchical":[59],"two-level":[60],"storage":[61],"structure":[62],"corresponding":[64],"scheduling":[66,75],"scheme":[67],"proposed,":[69],"which":[70],"can":[71,117],"realize":[72],"conflict-free":[74],"process.":[76],"In":[77],"addition,":[78],"an":[79],"algorithm-hardware":[80],"codesign":[81],"efficiently":[86],"flexibly":[88],"led":[93],"by":[94],"previous":[96],"filter":[97],"decomposition":[98],"method.":[99],"The":[100],"accelerator":[101],"evaluated":[103],"on":[104],"Xilinx":[105],"XCVU9P":[106],"FPGA,":[107],"reaching":[108],"412-MHz":[109],"clock":[110],"frequency.":[111],"Compared":[112],"state-of-the-art":[114],"designs,":[115],"WRA-SS":[116],"achieve":[118],"1.54\u2013":[119],"<inline-formula":[120,129],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[121,130],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[122,131],"<tex-math":[123,132],"notation=\"LaTeX\">$5.33\\times":[124],"$":[125,134],"</tex-math></inline-formula>":[126,135],"1.17\u2013":[128],"notation=\"LaTeX\">$7.39\\times":[133],"performance":[136],"improvement":[137],"VGG-16":[139],"under":[140],"80%":[141],"weight":[142,146],"sparsity":[143],"0%":[145],"sparsity,":[147],"respectively.":[148]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":9}],"updated_date":"2026-06-03T09:05:47.796612","created_date":"2025-10-10T00:00:00"}