{"id":"https://openalex.org/W4388469619","doi":"https://doi.org/10.1109/tvlsi.2023.3328592","title":"CAUTS: Clock Tree Optimization via Skewed Cells With Complementary Asymmetrical Uniform Transistor Sizing","display_name":"CAUTS: Clock Tree Optimization via Skewed Cells With Complementary Asymmetrical Uniform Transistor Sizing","publication_year":2023,"publication_date":"2023-11-07","ids":{"openalex":"https://openalex.org/W4388469619","doi":"https://doi.org/10.1109/tvlsi.2023.3328592"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2023.3328592","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3328592","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101433924","display_name":"Pengcheng Huang","orcid":"https://orcid.org/0000-0001-8239-467X"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Pengcheng Huang","raw_affiliation_strings":["Key Laboratory of Advanced Microprocessor Chips and Systems, Microelectronics and Microprocessor Institute, School of Computer, National University of Defense Technology, Changsha, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Advanced Microprocessor Chips and Systems, Microelectronics and Microprocessor Institute, School of Computer, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101877535","display_name":"Yaohua Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yaohua Wang","raw_affiliation_strings":["Key Laboratory of Advanced Microprocessor Chips and Systems, Microelectronics and Microprocessor Institute, School of Computer, National University of Defense Technology, Changsha, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Advanced Microprocessor Chips and Systems, Microelectronics and Microprocessor Institute, School of Computer, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026823634","display_name":"Zhenyu Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhenyu Zhao","raw_affiliation_strings":["Key Laboratory of Advanced Microprocessor Chips and Systems, Microelectronics and Microprocessor Institute, School of Computer, National University of Defense Technology, Changsha, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Advanced Microprocessor Chips and Systems, Microelectronics and Microprocessor Institute, School of Computer, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009829973","display_name":"Daheng Yue","orcid":null},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Daheng Yue","raw_affiliation_strings":["Key Laboratory of Advanced Microprocessor Chips and Systems, Microelectronics and Microprocessor Institute, School of Computer, National University of Defense Technology, Changsha, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Advanced Microprocessor Chips and Systems, Microelectronics and Microprocessor Institute, School of Computer, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101433924"],"corresponding_institution_ids":["https://openalex.org/I170215575"],"apc_list":null,"apc_paid":null,"fwci":0.6517,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.69076836,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"32","issue":"1","first_page":"137","last_page":"149"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5724079012870789},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5533650517463684},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5404857397079468},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.49905872344970703},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.4818373918533325},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.48054033517837524},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4690055549144745},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45087099075317383},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42864957451820374},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.42081689834594727},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.41430768370628357},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2982026934623718},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29494646191596985},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2358781099319458},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.19515737891197205},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.19125893712043762},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17914947867393494},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10622265934944153}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5724079012870789},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5533650517463684},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5404857397079468},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.49905872344970703},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.4818373918533325},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.48054033517837524},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4690055549144745},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45087099075317383},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42864957451820374},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.42081689834594727},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.41430768370628357},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2982026934623718},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29494646191596985},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2358781099319458},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.19515737891197205},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.19125893712043762},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17914947867393494},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10622265934944153},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2023.3328592","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3328592","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5799999833106995,"id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G2821013583","display_name":null,"funder_award_id":"62034005","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G3066124436","display_name":null,"funder_award_id":"2023RC3014","funder_id":"https://openalex.org/F4320330206","funder_display_name":"Science and Technology Program of Hunan Province"},{"id":"https://openalex.org/G5100652053","display_name":null,"funder_award_id":"2023JJ30637","funder_id":"https://openalex.org/F4320322843","funder_display_name":"Natural Science Foundation of\u00a0Hunan Province"},{"id":"https://openalex.org/G541468759","display_name":null,"funder_award_id":"61704192","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320322843","display_name":"Natural Science Foundation of\u00a0Hunan Province","ror":null},{"id":"https://openalex.org/F4320330206","display_name":"Science and Technology Program of Hunan Province","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1505910485","https://openalex.org/W1974368829","https://openalex.org/W1974610062","https://openalex.org/W2037865991","https://openalex.org/W2042127708","https://openalex.org/W2063006063","https://openalex.org/W2067308582","https://openalex.org/W2073039296","https://openalex.org/W2100015970","https://openalex.org/W2102290976","https://openalex.org/W2113682107","https://openalex.org/W2115468286","https://openalex.org/W2118572798","https://openalex.org/W2142850552","https://openalex.org/W2143629014","https://openalex.org/W2148201816","https://openalex.org/W2159826186","https://openalex.org/W2167848093","https://openalex.org/W2171982668","https://openalex.org/W2180955215","https://openalex.org/W2333469681","https://openalex.org/W2626946404","https://openalex.org/W2802478876","https://openalex.org/W2905943212","https://openalex.org/W2922301409","https://openalex.org/W2955479062","https://openalex.org/W2981406251","https://openalex.org/W3082598508","https://openalex.org/W3209065130","https://openalex.org/W4223927598","https://openalex.org/W4236551604","https://openalex.org/W4246946013","https://openalex.org/W4295791070"],"related_works":["https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2559451387","https://openalex.org/W2199871724","https://openalex.org/W2127892766","https://openalex.org/W2803012234","https://openalex.org/W1571059036","https://openalex.org/W3048124756","https://openalex.org/W2144282137","https://openalex.org/W1999924508"],"abstract_inverted_index":{"In":[0],"the":[1,39,47,62,77,80,85,144,161,175,197,223],"physical":[2],"design":[3,22],"of":[4,17,42,79,87,202,225],"integrated":[5],"circuits,":[6],"clock":[7,26,36,48,115,128,132,162,176],"tree":[8,27],"synthesis":[9],"(CTS)":[10],"plays":[11],"a":[12],"crucial":[13],"role":[14],"in":[15,111],"terms":[16],"timing":[18,190,204,216,227],"closure":[19],"and":[20,38,118,121,131,135,152,196,213,222],"overall":[21],"convergence.":[23],"The":[24],"existing":[25],"(CT)":[28],"optimization":[29,74,125],"methods":[30],"usually":[31],"prefer":[32],"to":[33,54,71],"balance":[34,56],"both":[35],"edges,":[37],"key":[40],"insight":[41],"this":[43,91],"article":[44],"is":[45,100,164,178,191,217],"that":[46],"work":[49,81],"edge":[50,60,82],"does":[51],"not":[52],"need":[53],"keep":[55],"with":[57,148],"another":[58,88],"nonwork":[59],"for":[61,171,185,193,205,219,233],"widely":[63],"employed":[64],"single-edge":[65],"triggered":[66],"circuits.":[67],"This":[68],"motivates":[69],"us":[70,104],"achieve":[72],"CT":[73],"by":[75,166,180,211,231],"improving":[76],"performance":[78,86],"while":[83],"sacrificing":[84],"edge.":[89],"To":[90],"end,":[92],"complementary":[93],"asymmetrical":[94],"uniform":[95],"transistor":[96],"sizing":[97],"(CAUTS)":[98],"methodology":[99],"proposed,":[101],"which":[102],"enables":[103],"to:":[105],"1)":[106,160],"improve":[107],"those":[108],"conflicted":[109],"metrics":[110],"systematic":[112],"ways,":[113],"including":[114],"latency,":[116],"power,":[117],"so":[119],"on":[120,143],"2)":[122,174],"perform":[123],"CTS":[124],"without":[126,137],"any":[127],"buffer":[129],"insertion":[130],"routing":[133],"adjustment":[134],"thus":[136],"area":[138],"penalty.":[139],"Experimental":[140],"results":[141],"based":[142],"first-generation":[145],"FinFET":[146],"technology":[147],"six":[149],"benchmark":[150],"circuits":[151],"four":[153,234],"industry":[154,235],"intellectual":[155],"properties":[156],"(IPs)":[157],"demonstrate":[158],"that:":[159],"latency":[163],"reduced":[165,179,210,230],"5.9%\u201319.8%":[167],"at":[168,182],"each":[169,183],"corner":[170,184],"all":[172,186,194,220],"designs;":[173,187],"power":[177],"2.45%\u201315.12%":[181],"3)":[188],"setup":[189,203],"improved":[192,218],"designs,":[195,221],"total":[198],"negative":[199],"slack":[200],"(TNS)":[201],"unclean":[206],"corners":[207],"can":[208,228],"be":[209,229],"10.9%\u201373.6%;":[212],"(4)":[214],"hold":[215,226],"TNS":[224],"5.2%\u201319.8%":[232],"IPs.":[236]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2023,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}