{"id":"https://openalex.org/W4387490306","doi":"https://doi.org/10.1109/tvlsi.2023.3314067","title":"Behavioral Model for High-Speed SAR ADCs With On-Chip References","display_name":"Behavioral Model for High-Speed SAR ADCs With On-Chip References","publication_year":2023,"publication_date":"2023-10-10","ids":{"openalex":"https://openalex.org/W4387490306","doi":"https://doi.org/10.1109/tvlsi.2023.3314067"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2023.3314067","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3314067","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://zaguan.unizar.es/record/163224/files/texto_completo.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004031650","display_name":"C. M. Dominguez-Matas","orcid":"https://orcid.org/0000-0003-0291-8440"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Carlos Dominguez-Matas","raw_affiliation_strings":["Instituto de Microelectrónica de Sevilla (IMSE-CNM), Universidad de Sevilla, CSIC, Seville, Spain"],"raw_orcid":"https://orcid.org/0000-0003-0291-8440","affiliations":[{"raw_affiliation_string":"Instituto de Microelectrónica de Sevilla (IMSE-CNM), Universidad de Sevilla, CSIC, Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072282417","display_name":"Antonio Gin\u00e9s","orcid":"https://orcid.org/0000-0001-5272-5802"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio Gines","raw_affiliation_strings":["Instituto de Microelectrónica de Sevilla (IMSE-CNM), Universidad de Sevilla, CSIC, Seville, Spain"],"raw_orcid":"https://orcid.org/0000-0001-5272-5802","affiliations":[{"raw_affiliation_string":"Instituto de Microelectrónica de Sevilla (IMSE-CNM), Universidad de Sevilla, CSIC, Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027161966","display_name":"A. Ot\u00edn","orcid":"https://orcid.org/0000-0003-1403-1505"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Aranzazu Otin","raw_affiliation_strings":["Instituto Universitario de Investigación en Ingeniería de Aragón (I3A), Universidad de Zaragoza, Zaragoza, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto Universitario de Investigación en Ingeniería de Aragón (I3A), Universidad de Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020547467","display_name":"Valent\u00edn Guti\u00e9rrez","orcid":"https://orcid.org/0000-0003-1902-4750"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Valent\u00edn Guti\u00e9rrez","raw_affiliation_strings":["Instituto de Microelectrónica de Sevilla (IMSE-CNM), Universidad de Sevilla, CSIC, Seville, Spain"],"raw_orcid":"https://orcid.org/0000-0003-1902-4750","affiliations":[{"raw_affiliation_string":"Instituto de Microelectrónica de Sevilla (IMSE-CNM), Universidad de Sevilla, CSIC, Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006780064","display_name":"Gildas L\u00e9ger","orcid":"https://orcid.org/0000-0002-2310-7906"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Gildas Leger","raw_affiliation_strings":["Instituto de Microelectrónica de Sevilla (IMSE-CNM), Universidad de Sevilla, CSIC, Seville, Spain"],"raw_orcid":"https://orcid.org/0000-0002-2310-7906","affiliations":[{"raw_affiliation_string":"Instituto de Microelectrónica de Sevilla (IMSE-CNM), Universidad de Sevilla, CSIC, Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091600572","display_name":"E. Peral\u00edas","orcid":"https://orcid.org/0000-0003-0629-0785"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Eduardo Peralias","raw_affiliation_strings":["Instituto de Microelectrónica de Sevilla (IMSE-CNM), Universidad de Sevilla, CSIC, Seville, Spain"],"raw_orcid":"https://orcid.org/0000-0003-0629-0785","affiliations":[{"raw_affiliation_string":"Instituto de Microelectrónica de Sevilla (IMSE-CNM), Universidad de Sevilla, CSIC, Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0804,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.31953709,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"31","issue":"12","first_page":"1918","last_page":"1930"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.6494791507720947},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5619049072265625},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.560126006603241},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5458787083625793},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5107467174530029},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.505348265171051},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4838884770870209},{"id":"https://openalex.org/keywords/data-conversion","display_name":"Data conversion","score":0.47380608320236206},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4562245011329651},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.43248724937438965},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4257308840751648},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3173049986362457},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19330540299415588},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1704937219619751},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16687047481536865},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12528666853904724},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.12351658940315247},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10164007544517517}],"concepts":[{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.6494791507720947},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5619049072265625},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.560126006603241},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5458787083625793},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5107467174530029},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.505348265171051},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4838884770870209},{"id":"https://openalex.org/C1232282","wikidata":"https://www.wikidata.org/wiki/Q1783551","display_name":"Data conversion","level":2,"score":0.47380608320236206},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4562245011329651},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.43248724937438965},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4257308840751648},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3173049986362457},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19330540299415588},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1704937219619751},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16687047481536865},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12528666853904724},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.12351658940315247},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10164007544517517}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2023.3314067","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3314067","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:zaguan.unizar.es:163224","is_oa":true,"landing_page_url":"http://zaguan.unizar.es/record/163224","pdf_url":"https://zaguan.unizar.es/record/163224/files/texto_completo.pdf","source":{"id":"https://openalex.org/S4306401812","display_name":"Zaguan (University of Zaragoza Repository)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I255234318","host_organization_name":"Universidad de Zaragoza","host_organization_lineage":["https://openalex.org/I255234318"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:zaguan.unizar.es:163224","is_oa":true,"landing_page_url":"http://zaguan.unizar.es/record/163224","pdf_url":"https://zaguan.unizar.es/record/163224/files/texto_completo.pdf","source":{"id":"https://openalex.org/S4306401812","display_name":"Zaguan (University of Zaragoza Repository)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I255234318","host_organization_name":"Universidad de Zaragoza","host_organization_lineage":["https://openalex.org/I255234318"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7599999904632568,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G6298273575","display_name":null,"funder_award_id":"RTI2018","funder_id":"https://openalex.org/F4320335322","funder_display_name":"European Regional Development Fund"}],"funders":[{"id":"https://openalex.org/F4320324111","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28"},{"id":"https://openalex.org/F4320335322","display_name":"European Regional Development Fund","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4387490306.pdf","grobid_xml":"https://content.openalex.org/works/W4387490306.grobid-xml"},"referenced_works_count":30,"referenced_works":["https://openalex.org/W1584667699","https://openalex.org/W1971803567","https://openalex.org/W2045448852","https://openalex.org/W2107169806","https://openalex.org/W2117432625","https://openalex.org/W2124838096","https://openalex.org/W2167161290","https://openalex.org/W2307392714","https://openalex.org/W2782303535","https://openalex.org/W2783405200","https://openalex.org/W2790599292","https://openalex.org/W2801745723","https://openalex.org/W2802617484","https://openalex.org/W2810353230","https://openalex.org/W2885805257","https://openalex.org/W2896139709","https://openalex.org/W2913165060","https://openalex.org/W2945048312","https://openalex.org/W2947289897","https://openalex.org/W3013689876","https://openalex.org/W3014454434","https://openalex.org/W3091132192","https://openalex.org/W3146300717","https://openalex.org/W3161219035","https://openalex.org/W4226432265","https://openalex.org/W4285112352","https://openalex.org/W4312293534","https://openalex.org/W4313132823","https://openalex.org/W6634913629","https://openalex.org/W6674577908"],"related_works":["https://openalex.org/W2595172197","https://openalex.org/W1905216755","https://openalex.org/W2084856301","https://openalex.org/W2127970246","https://openalex.org/W2125477176","https://openalex.org/W2023576729","https://openalex.org/W4250947714","https://openalex.org/W3148894610","https://openalex.org/W2149513951","https://openalex.org/W2112362786"],"abstract_inverted_index":{"This":[0,51,102],"article":[1],"proposes":[2],"a":[3,56,120,149,171,174],"behavioral":[4],"model,":[5],"based":[6],"on":[7,87,94],"closed-form":[8],"equations,":[9],"of":[10,35,42,114,123,155,163],"the":[11,43,75,79,88,95,112,141,153,164,187],"dynamic":[12,142,166],"errors":[13],"in":[14,48,53,70],"high-speed":[15],"high-accuracy":[16],"successive":[17],"approximation":[18],"register":[19],"(SAR)":[20],"analog-to-digital":[21],"converters":[22,28],"(ADCs)":[23],"with":[24,32,55,170,173],"charge-redistribution":[25],"capacitor-based":[26],"digital-to-analog":[27],"(CDACs).":[29],"To":[30,132],"deal":[31],"incomplete":[33],"settling":[34,77],"references":[36,44],"and":[37,78,100,183],"overcoming$LC$package":[38],"parasitics,":[39],"on-chip":[40],"generation":[41],"must":[45],"be":[46,145],"considered":[47],"high-performance":[49],"applications.":[50],"architecture,":[52],"combination":[54],"bit-redundant":[57],"conversion":[58,61,97],"scheme,":[59],"improves":[60],"speed":[62],"while":[63],"relaxing":[64],"power":[65],"consumption.":[66],"The":[67,161],"main":[68],"challenge":[69],"this":[71,134,136],"approach":[72],"is":[73,157,168],"that":[74,140],"reference":[76],"resulting":[80],"redundancy":[81],"tolerance":[82],"are":[83],"signal-dependent,":[84],"not":[85,117],"only":[86],"current":[89],"error":[90],"magnitude":[91],"but":[92],"also":[93],"previous":[96],"cycle":[98],"history":[99],"parasitics.":[101],"requires":[103],"costly":[104],"postlayout":[105,188],"transistor-level":[106],"simulations":[107],"for":[108],"performance":[109],"evaluation":[110],"(in":[111],"order":[113],"days),":[115],"making":[116],"always":[118],"feasible":[119],"systematic":[121],"exploration":[122],"design":[124],"space":[125],"before":[126],"integration":[127],"due":[128],"to":[129],"computation":[130],"time.":[131],"overcome":[133],"bottleneck,":[135],"work":[137],"will":[138],"show":[139],"behavior":[143,154],"can":[144],"theoretically":[146],"predicted":[147],"using":[148],"time-varying":[150],"effective":[151],"reference,":[152],"which":[156],"analytically":[158],"described":[159],"compactly.":[160],"accuracy":[162],"proposed":[165],"model":[167],"verified":[169],"comparison":[172],"1.2-V":[175],"13-bit":[176],"65-nm":[177],"SAR":[178],"ADC":[179],"characterized":[180],"between":[181],"10":[182],"60":[184],"Msps":[185],"at":[186],"level.":[189]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}