{"id":"https://openalex.org/W4386869804","doi":"https://doi.org/10.1109/tvlsi.2023.3313613","title":"Hybrid Cascode Frequency Compensation for Four-Stage OTAs Driving a Wide Range of <i>C</i> <sub> <i>L</i> </sub>","display_name":"Hybrid Cascode Frequency Compensation for Four-Stage OTAs Driving a Wide Range of <i>C</i> <sub> <i>L</i> </sub>","publication_year":2023,"publication_date":"2023-09-19","ids":{"openalex":"https://openalex.org/W4386869804","doi":"https://doi.org/10.1109/tvlsi.2023.3313613"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2023.3313613","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3313613","pdf_url":"https://ieeexplore.ieee.org/ielx7/92/4359553/10255381.pdf","source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://ieeexplore.ieee.org/ielx7/92/4359553/10255381.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008716334","display_name":"Hamed Aminzadeh","orcid":"https://orcid.org/0000-0001-7956-624X"},"institutions":[{"id":"https://openalex.org/I55547365","display_name":"Payame Noor University","ror":"https://ror.org/031699d98","country_code":"IR","type":"education","lineage":["https://openalex.org/I55547365"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hamed Aminzadeh","raw_affiliation_strings":["Department of Electrical Engineering, Payame Noor University (PNU), Tehran, Iran","Department of Electrical Engineering, Payame Noor University (PNU), Tehran 4697-, Iran"],"raw_orcid":"https://orcid.org/0000-0001-7956-624X","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Payame Noor University (PNU), Tehran, Iran","institution_ids":["https://openalex.org/I55547365"]},{"raw_affiliation_string":"Department of Electrical Engineering, Payame Noor University (PNU), Tehran 4697-, Iran","institution_ids":["https://openalex.org/I55547365"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053193169","display_name":"Andrea Ballo","orcid":"https://orcid.org/0000-0003-1192-0104"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Ballo","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica Elettronica e Informatica (DIEEI), University of Catania, Catania, Italy"],"raw_orcid":"https://orcid.org/0000-0003-1192-0104","affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica Elettronica e Informatica (DIEEI), University of Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078615947","display_name":"Alfio Dario Grasso","orcid":"https://orcid.org/0000-0002-5707-9683"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alfio Dario Grasso","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica Elettronica e Informatica (DIEEI), University of Catania, Catania, Italy"],"raw_orcid":"https://orcid.org/0000-0002-5707-9683","affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica Elettronica e Informatica (DIEEI), University of Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009822607","display_name":"Mohammad Mahdi Valinezhad","orcid":"https://orcid.org/0000-0002-8784-0920"},"institutions":[{"id":"https://openalex.org/I55547365","display_name":"Payame Noor University","ror":"https://ror.org/031699d98","country_code":"IR","type":"education","lineage":["https://openalex.org/I55547365"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mohammad M. Valinezhad","raw_affiliation_strings":["Department of Electrical Engineering, Payame Noor University (PNU), Tehran, Iran","Department of Electrical Engineering, Payame Noor University (PNU), Tehran 4697-, Iran"],"raw_orcid":"https://orcid.org/0000-0002-8784-0920","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Payame Noor University (PNU), Tehran, Iran","institution_ids":["https://openalex.org/I55547365"]},{"raw_affiliation_string":"Department of Electrical Engineering, Payame Noor University (PNU), Tehran 4697-, Iran","institution_ids":["https://openalex.org/I55547365"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102001528","display_name":"Mohammad Jamali","orcid":"https://orcid.org/0000-0002-5058-7001"},"institutions":[{"id":"https://openalex.org/I55547365","display_name":"Payame Noor University","ror":"https://ror.org/031699d98","country_code":"IR","type":"education","lineage":["https://openalex.org/I55547365"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mohammad Jamali","raw_affiliation_strings":["Department of Electrical Engineering, Payame Noor University (PNU), Tehran, Iran","Department of Electrical Engineering, Payame Noor University (PNU), Tehran 4697-, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Payame Noor University (PNU), Tehran, Iran","institution_ids":["https://openalex.org/I55547365"]},{"raw_affiliation_string":"Department of Electrical Engineering, Payame Noor University (PNU), Tehran 4697-, Iran","institution_ids":["https://openalex.org/I55547365"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.044,"has_fulltext":true,"cited_by_count":13,"citation_normalized_percentile":{"value":0.72618404,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"31","issue":"11","first_page":"1665","last_page":"1674"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.7935181260108948},{"id":"https://openalex.org/keywords/transconductance","display_name":"Transconductance","score":0.7246914505958557},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.5891954898834229},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.4765637218952179},{"id":"https://openalex.org/keywords/slew-rate","display_name":"Slew rate","score":0.46644967794418335},{"id":"https://openalex.org/keywords/operational-transconductance-amplifier","display_name":"Operational transconductance amplifier","score":0.4659278094768524},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.45766666531562805},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.45596829056739807},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.415442556142807},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3819199204444885},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3794906735420227},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3420940041542053},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.33390188217163086},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.332489013671875},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.24133101105690002},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23898303508758545},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09428444504737854}],"concepts":[{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.7935181260108948},{"id":"https://openalex.org/C2779283907","wikidata":"https://www.wikidata.org/wiki/Q1632964","display_name":"Transconductance","level":4,"score":0.7246914505958557},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.5891954898834229},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4765637218952179},{"id":"https://openalex.org/C82517063","wikidata":"https://www.wikidata.org/wiki/Q1591315","display_name":"Slew rate","level":3,"score":0.46644967794418335},{"id":"https://openalex.org/C58117264","wikidata":"https://www.wikidata.org/wiki/Q1239595","display_name":"Operational transconductance amplifier","level":5,"score":0.4659278094768524},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.45766666531562805},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.45596829056739807},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.415442556142807},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3819199204444885},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3794906735420227},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3420940041542053},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.33390188217163086},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.332489013671875},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.24133101105690002},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23898303508758545},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09428444504737854}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2023.3313613","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3313613","pdf_url":"https://ieeexplore.ieee.org/ielx7/92/4359553/10255381.pdf","source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tvlsi.2023.3313613","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3313613","pdf_url":"https://ieeexplore.ieee.org/ielx7/92/4359553/10255381.pdf","source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.46000000834465027,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4386869804.pdf","grobid_xml":"https://content.openalex.org/works/W4386869804.grobid-xml"},"referenced_works_count":39,"referenced_works":["https://openalex.org/W1643989195","https://openalex.org/W1673818769","https://openalex.org/W1950735355","https://openalex.org/W1990205188","https://openalex.org/W2004391179","https://openalex.org/W2011100675","https://openalex.org/W2014347998","https://openalex.org/W2022987278","https://openalex.org/W2054056691","https://openalex.org/W2081968211","https://openalex.org/W2085665493","https://openalex.org/W2096710250","https://openalex.org/W2102029541","https://openalex.org/W2121353816","https://openalex.org/W2125776391","https://openalex.org/W2129167251","https://openalex.org/W2130500333","https://openalex.org/W2154237706","https://openalex.org/W2159412739","https://openalex.org/W2162599988","https://openalex.org/W2168700358","https://openalex.org/W2343244569","https://openalex.org/W2513579149","https://openalex.org/W2527626965","https://openalex.org/W2551453206","https://openalex.org/W2757448394","https://openalex.org/W2782157200","https://openalex.org/W2790382509","https://openalex.org/W2986116872","https://openalex.org/W2999632854","https://openalex.org/W3011936957","https://openalex.org/W3026476728","https://openalex.org/W3160980691","https://openalex.org/W3208014417","https://openalex.org/W4210503573","https://openalex.org/W4290043461","https://openalex.org/W4291899648","https://openalex.org/W4312540172","https://openalex.org/W6677958914"],"related_works":["https://openalex.org/W2783539788","https://openalex.org/W2751368018","https://openalex.org/W4293528144","https://openalex.org/W2953413763","https://openalex.org/W2792031931","https://openalex.org/W2341419291","https://openalex.org/W3134607556","https://openalex.org/W2134780641","https://openalex.org/W2384930422","https://openalex.org/W4235119538"],"abstract_inverted_index":{"Feedback":[0],"amplifiers":[1],"consisting":[2],"of":[3,21,34,50,109,139,157],"multiple":[4],"gain":[5,144],"stages":[6],"are":[7],"used":[8],"to":[9,45,53,57,114],"establish":[10],"highly":[11],"accurate":[12],"buffered/amplified":[13],"signals":[14],"that":[15,42],"can":[16],"drive":[17],"a":[18,35,47,123,132,153,185],"wide":[19,48],"range":[20,49],"capacitive":[22],"load":[23,168],"(CL).":[24],"This":[25],"article":[26],"models,":[27],"analyzes,":[28],"and":[29,61,77,83,135,160,166],"presents":[30],"the":[31,65,84,88,99,102,107,110,180,188],"measurement":[32],"results":[33],"high-gain":[36],"four-stage":[37],"operational":[38],"transconductance":[39],"amplifier":[40,119],"(OTA)":[41],"is":[43,95,176,182],"able":[44],"handle":[46],"CL":[51,90,100,104],"up":[52,113],"infinity.":[54],"In":[55],"addition":[56],"local":[58],"compensation":[59,82],"capacitors":[60,76],"nulling":[62],"resistors":[63],"in":[64,87],"intermediate":[66],"stages,":[67],"two":[68],"high-speed":[69],"feedback":[70],"loops":[71],"made":[72,96],"by":[73],"parallel":[74],"Miller":[75,81],"current":[78,130],"buffers":[79],"provide":[80],"consequent":[85],"pole-splitting":[86],"lower":[89],"range.":[91],"The":[92,117,171],"dominant":[93],"pole":[94],"dependent":[97],"on":[98],"for":[101,163],"higher":[103,190],"range,":[105],"enabling":[106],"maintenance":[108],"stability":[111],"conditions":[112],"infinite":[115],"CL.":[116],"proposed":[118],"was":[120,149],"integrated":[121],"into":[122],"65-nm":[124],"CMOS":[125],"technology,":[126],"consuming":[127],"140-$\\mu$A":[128],"static":[129],"under":[131],"1.2-V":[133],"supply":[134],"an":[136],"active":[137],"area":[138],"0.0086":[140],"mm$^{{2}}$.":[141],"A":[142],"dc":[143],"greater":[145],"than":[146,191],"100":[147],"dB":[148],"also":[150],"perceived":[151],"with":[152],"unity-gain":[154],"frequency":[155],"(UGF)":[156],"4.09,":[158],"2.01,":[159],"0.27":[161],"MHz":[162],"4.7,":[164],"10,":[165],"100-nF":[167],"capacitors,":[169],"respectively.":[170],"average":[172],"slew":[173],"rate":[174],"(SR)":[175],"0.59":[177],"V/$\\mu$s,":[178],"when":[179],"OTA":[181],"formed":[183],"as":[184],"buffer":[186],"targeting":[187],"CLs":[189],"4.7-nF.":[192]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}