{"id":"https://openalex.org/W4386869637","doi":"https://doi.org/10.1109/tvlsi.2023.3311620","title":"Microarchitecture Design Space Exploration via Pareto-Driven Active Learning","display_name":"Microarchitecture Design Space Exploration via Pareto-Driven Active Learning","publication_year":2023,"publication_date":"2023-09-19","ids":{"openalex":"https://openalex.org/W4386869637","doi":"https://doi.org/10.1109/tvlsi.2023.3311620"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2023.3311620","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3311620","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016813457","display_name":"Jianwang Zhai","orcid":"https://orcid.org/0000-0002-1581-3536"},"institutions":[{"id":"https://openalex.org/I139759216","display_name":"Beijing University of Posts and Telecommunications","ror":"https://ror.org/04w9fbh59","country_code":"CN","type":"education","lineage":["https://openalex.org/I139759216"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianwang Zhai","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China","School of Integrated Circuits, Beijing University of Posts and Telecommunications, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0002-1581-3536","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"School of Integrated Circuits, Beijing University of Posts and Telecommunications, Beijing, China","institution_ids":["https://openalex.org/I139759216"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100894724","display_name":"Yici Cai","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yici Cai","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.9035,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.881246,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"31","issue":"11","first_page":"1727","last_page":"1739"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12072","display_name":"Machine Learning and Algorithms","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12072","display_name":"Machine Learning and Algorithms","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9847999811172485,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9836000204086304,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.9012994766235352},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.8629549741744995},{"id":"https://openalex.org/keywords/pareto-principle","display_name":"Pareto principle","score":0.7253115177154541},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6914094686508179},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4828372597694397},{"id":"https://openalex.org/keywords/space","display_name":"Space (punctuation)","score":0.46851658821105957},{"id":"https://openalex.org/keywords/multi-objective-optimization","display_name":"Multi-objective optimization","score":0.4613277018070221},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43000149726867676},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3533342778682709},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.24123913049697876},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.18636983633041382},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15586796402931213},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09018561244010925}],"concepts":[{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.9012994766235352},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.8629549741744995},{"id":"https://openalex.org/C137635306","wikidata":"https://www.wikidata.org/wiki/Q182667","display_name":"Pareto principle","level":2,"score":0.7253115177154541},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6914094686508179},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4828372597694397},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.46851658821105957},{"id":"https://openalex.org/C68781425","wikidata":"https://www.wikidata.org/wiki/Q2052203","display_name":"Multi-objective optimization","level":2,"score":0.4613277018070221},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43000149726867676},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3533342778682709},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.24123913049697876},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.18636983633041382},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15586796402931213},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09018561244010925},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2023.3311620","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3311620","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G7442261201","display_name":null,"funder_award_id":"61834002","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":56,"referenced_works":["https://openalex.org/W1573810412","https://openalex.org/W1983394510","https://openalex.org/W1986491730","https://openalex.org/W1990341344","https://openalex.org/W1993615002","https://openalex.org/W2013014665","https://openalex.org/W2023716278","https://openalex.org/W2034062945","https://openalex.org/W2050914643","https://openalex.org/W2090797242","https://openalex.org/W2127637835","https://openalex.org/W2134763491","https://openalex.org/W2147657366","https://openalex.org/W2154327203","https://openalex.org/W2155296518","https://openalex.org/W2169880332","https://openalex.org/W2295598076","https://openalex.org/W2345855315","https://openalex.org/W2346205343","https://openalex.org/W2403021642","https://openalex.org/W2485968118","https://openalex.org/W2525927134","https://openalex.org/W2588464298","https://openalex.org/W2889669826","https://openalex.org/W2901312569","https://openalex.org/W2903158431","https://openalex.org/W2911122160","https://openalex.org/W2911964244","https://openalex.org/W2936567838","https://openalex.org/W2975468520","https://openalex.org/W3013899498","https://openalex.org/W3027968530","https://openalex.org/W3042858012","https://openalex.org/W3042944763","https://openalex.org/W3185219798","https://openalex.org/W3185695382","https://openalex.org/W3213578063","https://openalex.org/W4200362663","https://openalex.org/W4200520905","https://openalex.org/W4210580908","https://openalex.org/W4211049957","https://openalex.org/W4213010604","https://openalex.org/W4225572361","https://openalex.org/W4226441354","https://openalex.org/W4232371286","https://openalex.org/W4240865464","https://openalex.org/W4243970730","https://openalex.org/W4293261828","https://openalex.org/W6680485443","https://openalex.org/W6719872893","https://openalex.org/W6756615331","https://openalex.org/W6762999492","https://openalex.org/W6786974643","https://openalex.org/W6849307761","https://openalex.org/W6987020231","https://openalex.org/W7055119176"],"related_works":["https://openalex.org/W4386869637","https://openalex.org/W122453572","https://openalex.org/W4387251174","https://openalex.org/W2090178682","https://openalex.org/W2169880332","https://openalex.org/W4241467429","https://openalex.org/W2001591765","https://openalex.org/W2111062328","https://openalex.org/W2073147994","https://openalex.org/W4242293745"],"abstract_inverted_index":{"Microarchitecture":[0],"design":[1,12,27,46,77],"is":[2,64,84,116],"a":[3,44,57,80,113],"key":[4],"stage":[5],"of":[6,29,75,90,105],"processor":[7],"development":[8],"involving":[9],"various":[10],"core":[11],"metrics,":[13],"e.g.,":[14],"performance,":[15],"power":[16],"consumption,":[17],"etc.":[18],"However,":[19],"due":[20],"to":[21,34,66,108,118,143],"the":[22,68,73,88,97,103,121,127],"high":[23],"complexity":[24],"and":[25,70,101,153],"huge":[26],"space":[28,47],"microarchitecture,":[30],"it":[31],"becomes":[32],"challenging":[33],"get":[35],"better":[36,150],"designs":[37,91,141],"quickly.":[38],"In":[39],"this":[40],"article,":[41],"we":[42],"propose":[43],"microarchitecture":[45],"exploration":[48,69,89,151],"(DSE)":[49],"approach":[50,83],"via":[51],"Pareto-driven":[52,81],"active":[53],"learning":[54],"(AL).":[55],"First,":[56],"more":[58,147],"accurate":[59],"dynamic":[60],"tree":[61],"ensemble":[62],"model":[63,110],"used":[65],"guide":[67],"can":[71,138],"give":[72],"importance":[74],"each":[76],"parameter.":[78],"Then,":[79],"AL":[82],"proposed":[85],"that":[86,135],"prioritizes":[87],"with":[92],"larger":[93],"hypervolume":[94],"contributions":[95],"in":[96],"predicted":[98],"Pareto":[99,145],"fronts":[100,146],"allows":[102],"acceptance":[104],"poor":[106],"solutions":[107],"handle":[109],"inaccuracies.":[111],"Finally,":[112],"parallel":[114],"strategy":[115],"utilized":[117],"speed":[119],"up":[120],"exploration.":[122],"The":[123],"experimental":[124],"results":[125],"on":[126],"7-nm":[128],"RISC-V":[129],"Berkeley":[130],"out-of-order":[131],"machine":[132],"(BOOM)":[133],"show":[134],"our":[136],"method":[137],"find":[139],"diversified":[140],"converging":[142],"real":[144],"efficiently,":[148],"achieving":[149],"quality":[152],"efficiency":[154],"than":[155],"previous":[156],"work.":[157]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}