{"id":"https://openalex.org/W4386825006","doi":"https://doi.org/10.1109/tvlsi.2023.3309651","title":"An 8-bit 1.5-GS/s Voltage\u2013Time Hybrid Two-Step ADC With Cross-Coupled Linearized VTC","display_name":"An 8-bit 1.5-GS/s Voltage\u2013Time Hybrid Two-Step ADC With Cross-Coupled Linearized VTC","publication_year":2023,"publication_date":"2023-09-18","ids":{"openalex":"https://openalex.org/W4386825006","doi":"https://doi.org/10.1109/tvlsi.2023.3309651"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2023.3309651","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3309651","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074998028","display_name":"Xin Zhao","orcid":"https://orcid.org/0000-0001-8932-6055"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xin Zhao","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Microelectronics, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0001-8932-6055","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Microelectronics, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021772164","display_name":"Dengquan Li","orcid":"https://orcid.org/0000-0002-9913-4644"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dengquan Li","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Microelectronics, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0002-9913-4644","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Microelectronics, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081738960","display_name":"Feida Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Feida Wang","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Microelectronics, Xidian University, Xi&#x2019;an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Microelectronics, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029781634","display_name":"Yi Shen","orcid":"https://orcid.org/0000-0002-2586-3772"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yi Shen","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Microelectronics, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0002-2586-3772","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Microelectronics, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100635138","display_name":"Shubin Liu","orcid":"https://orcid.org/0000-0002-9942-0069"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shubin Liu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Microelectronics, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0002-9942-0069","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Microelectronics, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029968632","display_name":"Ruixue Ding","orcid":"https://orcid.org/0000-0001-9296-535X"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ruixue Ding","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Microelectronics, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0001-9296-535X","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Microelectronics, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039575274","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Microelectronics, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0002-7764-1928","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Microelectronics, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":0.3888,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.55195485,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"31","issue":"12","first_page":"2147","last_page":"2151"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.9458878040313721},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.7440333366394043},{"id":"https://openalex.org/keywords/total-harmonic-distortion","display_name":"Total harmonic distortion","score":0.6918209195137024},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.6190164089202881},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6094362735748291},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5828815698623657},{"id":"https://openalex.org/keywords/figure-of-merit","display_name":"Figure of merit","score":0.5319505333900452},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.49673229455947876},{"id":"https://openalex.org/keywords/nyquist\u2013shannon-sampling-theorem","display_name":"Nyquist\u2013Shannon sampling theorem","score":0.48538196086883545},{"id":"https://openalex.org/keywords/time-domain","display_name":"Time domain","score":0.46442973613739014},{"id":"https://openalex.org/keywords/voltage-reference","display_name":"Voltage reference","score":0.4197450578212738},{"id":"https://openalex.org/keywords/12-bit","display_name":"12-bit","score":0.4157290756702423},{"id":"https://openalex.org/keywords/flash-adc","display_name":"Flash ADC","score":0.4128063917160034},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.40977656841278076},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3968946933746338},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.323147714138031},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.28859299421310425},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.15432816743850708}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.9458878040313721},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.7440333366394043},{"id":"https://openalex.org/C42156128","wikidata":"https://www.wikidata.org/wiki/Q162641","display_name":"Total harmonic distortion","level":3,"score":0.6918209195137024},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.6190164089202881},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6094362735748291},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5828815698623657},{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.5319505333900452},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.49673229455947876},{"id":"https://openalex.org/C288623","wikidata":"https://www.wikidata.org/wiki/Q679800","display_name":"Nyquist\u2013Shannon sampling theorem","level":2,"score":0.48538196086883545},{"id":"https://openalex.org/C103824480","wikidata":"https://www.wikidata.org/wiki/Q185889","display_name":"Time domain","level":2,"score":0.46442973613739014},{"id":"https://openalex.org/C44351266","wikidata":"https://www.wikidata.org/wiki/Q1465532","display_name":"Voltage reference","level":3,"score":0.4197450578212738},{"id":"https://openalex.org/C2776310492","wikidata":"https://www.wikidata.org/wiki/Q3271420","display_name":"12-bit","level":3,"score":0.4157290756702423},{"id":"https://openalex.org/C164862427","wikidata":"https://www.wikidata.org/wiki/Q2744647","display_name":"Flash ADC","level":4,"score":0.4128063917160034},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.40977656841278076},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3968946933746338},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.323147714138031},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.28859299421310425},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.15432816743850708},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2023.3309651","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3309651","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.800000011920929,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G1770443930","display_name":null,"funder_award_id":"62274129","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G1956183386","display_name":null,"funder_award_id":"62174047","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G2320218852","display_name":null,"funder_award_id":"62021004","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G4064990617","display_name":null,"funder_award_id":"QTZX23075","funder_id":"https://openalex.org/F4320335787","funder_display_name":"Fundamental Research Funds for the Central Universities"},{"id":"https://openalex.org/G4113703957","display_name":null,"funder_award_id":"62090042","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G4552170216","display_name":null,"funder_award_id":"62161160309","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G4765864460","display_name":null,"funder_award_id":"62261160649","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G8018334240","display_name":null,"funder_award_id":"YJSJ23019","funder_id":"https://openalex.org/F4320335787","funder_display_name":"Fundamental Research Funds for the Central Universities"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335787","display_name":"Fundamental Research Funds for the Central Universities","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2277569188","https://openalex.org/W2408182051","https://openalex.org/W2580715839","https://openalex.org/W2594509431","https://openalex.org/W2604162583","https://openalex.org/W2739765119","https://openalex.org/W2941115622","https://openalex.org/W2964671960","https://openalex.org/W2965463744","https://openalex.org/W3019221822","https://openalex.org/W3021649129","https://openalex.org/W3088502779","https://openalex.org/W3163306132","https://openalex.org/W4380904165"],"related_works":["https://openalex.org/W2381982958","https://openalex.org/W2186189745","https://openalex.org/W2364584200","https://openalex.org/W2783966085","https://openalex.org/W2736714494","https://openalex.org/W1974006046","https://openalex.org/W2064936019","https://openalex.org/W1980860635","https://openalex.org/W2171601434","https://openalex.org/W2260281688"],"abstract_inverted_index":{"This":[0,62],"brief":[1],"presents":[2],"a":[3,27,49,56,84,90,97,102,108,129,134,152],"single-channel":[4],"8-bit":[5],"1.5-GS/s":[6],"voltage\u2013time":[7],"(V-T)":[8],"hybrid":[9],"two-step":[10],"analog-to-digital":[11],"converter":[12,52],"(ADC).":[13],"Benefiting":[14],"from":[15],"the":[16,20,23,33,66,112],"fine":[17],"quantification":[18],"in":[19,32,48,96,107],"time":[21,98],"domain,":[22],"power-to-noise":[24],"requirement":[25],"of":[26,59,71,125,145,155,158],"comparator":[28],"and":[29,136,140,147],"speed":[30],"limitation":[31],"voltage":[34],"domain":[35],"have":[36],"been":[37],"significantly":[38],"relaxed.":[39],"An":[40],"efficient":[41],"cross-coupled":[42],"linearized":[43],"technique":[44,63],"(CCLT)":[45],"is":[46,94],"proposed":[47,95],"dynamic":[50,91,142],"voltage-to-time":[51],"(VTC)":[53],"design":[54],"as":[55],"crucial":[57],"part":[58],"this":[60],"ADC.":[61],"helps":[64],"improve":[65],"total":[67],"harmonic":[68],"distortion":[69,137],"(THD)":[70],"VTC":[72],"by":[73,81],"8":[74],"dB":[75],"across":[76],"most":[77],"process\u2013voltage\u2013temperature":[78],"(PVT)":[79],"variations":[80],"avoiding":[82],"using":[83],"power-harvest":[85],"current-source":[86],"(CS)-based":[87],"VTC.":[88],"Moreover,":[89],"conversion":[92],"strategy":[93],"quantizer":[99],"to":[100],"build":[101],"more":[103],"power-efficient":[104],"design.":[105],"Fabricated":[106],"28-nm":[109],"CMOS":[110],"process,":[111],"prototype":[113],"ADC":[114],"consumes":[115],"3.3":[116],"mW":[117],"at":[118],"1-V":[119],"supply":[120],"with":[121],"an":[122],"active":[123],"area":[124],"0.0035":[126],"mm2.":[127],"With":[128],"Nyquist":[130],"input,":[131],"it":[132],"achieves":[133],"signal-to-noise":[135],"ratio":[138],"(SNDR)":[139],"spurious-free":[141],"range":[143],"(SFDR)":[144],"45.4":[146],"60.3":[148],"dB,":[149],"respectively,":[150],"yielding":[151],"Walden":[153],"figure":[154],"merit":[156],"(FoMW)":[157],"14.4":[159],"fJ/conversion-step.":[160]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}
