{"id":"https://openalex.org/W4389370859","doi":"https://doi.org/10.1109/tvlsi.2023.3308607","title":"Enabling Voltage Over-Scaling in Multiplierless DSP Architectures via Algorithm-Hardware Co-Design","display_name":"Enabling Voltage Over-Scaling in Multiplierless DSP Architectures via Algorithm-Hardware Co-Design","publication_year":2023,"publication_date":"2023-12-06","ids":{"openalex":"https://openalex.org/W4389370859","doi":"https://doi.org/10.1109/tvlsi.2023.3308607"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2023.3308607","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3308607","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://pureadmin.qub.ac.uk/ws/files/580812374/Enabling_Voltage_Over-Scaling_in_Multiplierless_DSP_Architectures_via_Algorithm-Hardware_Co-Design-1.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003245250","display_name":"Charalampos Eleftheriadis","orcid":"https://orcid.org/0000-0002-3847-8339"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Charalampos Eleftheriadis","raw_affiliation_strings":["Institute of Electronics Communications and Information Technology, Queen’s University Belfast, Belfast, U.K"],"raw_orcid":"https://orcid.org/0000-0002-3847-8339","affiliations":[{"raw_affiliation_string":"Institute of Electronics Communications and Information Technology, Queen’s University Belfast, Belfast, U.K","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092705452","display_name":"Georgios Chatzitsompanis","orcid":"https://orcid.org/0000-0002-3358-7181"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Georgios Chatzitsompanis","raw_affiliation_strings":["Institute of Electronics Communications and Information Technology, Queen’s University Belfast, Belfast, U.K"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics Communications and Information Technology, Queen’s University Belfast, Belfast, U.K","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077501734","display_name":"Georgios Karakonstantis","orcid":"https://orcid.org/0000-0002-5693-8503"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Georgios Karakonstantis","raw_affiliation_strings":["Institute of Electronics Communications and Information Technology, Queen’s University Belfast, Belfast, U.K"],"raw_orcid":"https://orcid.org/0000-0002-5693-8503","affiliations":[{"raw_affiliation_string":"Institute of Electronics Communications and Information Technology, Queen’s University Belfast, Belfast, U.K","institution_ids":["https://openalex.org/I126231945"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I126231945"],"apc_list":null,"apc_paid":null,"fwci":0.3359,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.51220672,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"32","issue":"2","first_page":"219","last_page":"230"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9829999804496765,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6514456272125244},{"id":"https://openalex.org/keywords/discrete-cosine-transform","display_name":"Discrete cosine transform","score":0.6470410823822021},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6383242011070251},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.5630269646644592},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5351778864860535},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.4991912841796875},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.45475447177886963},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.4517506957054138},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4154205322265625},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4135599434375763},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.4108361601829529},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33866384625434875},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.279377281665802},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24651458859443665}],"concepts":[{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6514456272125244},{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.6470410823822021},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6383242011070251},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.5630269646644592},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5351778864860535},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.4991912841796875},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.45475447177886963},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.4517506957054138},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4154205322265625},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4135599434375763},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.4108361601829529},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33866384625434875},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.279377281665802},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24651458859443665},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tvlsi.2023.3308607","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3308607","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:pure.qub.ac.uk/portal:publications/79a06b36-4372-4ee4-bd44-e51a44c3cfb8","is_oa":true,"landing_page_url":"https://pure.qub.ac.uk/en/publications/79a06b36-4372-4ee4-bd44-e51a44c3cfb8","pdf_url":"https://pureadmin.qub.ac.uk/ws/files/580812374/Enabling_Voltage_Over-Scaling_in_Multiplierless_DSP_Architectures_via_Algorithm-Hardware_Co-Design-1.pdf","source":{"id":"https://openalex.org/S4306402319","display_name":"Research Portal (Queen's University Belfast)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I126231945","host_organization_name":"Queen's University Belfast","host_organization_lineage":["https://openalex.org/I126231945"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Eleftheriadis, C, Chatzitsompanis, G & Karakonstantis, G 2024, 'Enabling voltage over-scaling in multiplierless DSP architectures via algorithm-hardware co-design', IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 32, no. 2, 2, pp. 219-230. https://doi.org/10.1109/TVLSI.2023.3308607","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:zenodo.org:10379510","is_oa":true,"landing_page_url":"https://doi.org/10.1109/TVLSI.2023.3308607","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1 - 12, (2023-12-14)","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:pure.qub.ac.uk/portal:publications/79a06b36-4372-4ee4-bd44-e51a44c3cfb8","is_oa":true,"landing_page_url":"https://pure.qub.ac.uk/en/publications/79a06b36-4372-4ee4-bd44-e51a44c3cfb8","pdf_url":"https://pureadmin.qub.ac.uk/ws/files/580812374/Enabling_Voltage_Over-Scaling_in_Multiplierless_DSP_Architectures_via_Algorithm-Hardware_Co-Design-1.pdf","source":{"id":"https://openalex.org/S4306402319","display_name":"Research Portal (Queen's University Belfast)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I126231945","host_organization_name":"Queen's University Belfast","host_organization_lineage":["https://openalex.org/I126231945"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Eleftheriadis, C, Chatzitsompanis, G & Karakonstantis, G 2024, 'Enabling voltage over-scaling in multiplierless DSP architectures via algorithm-hardware co-design', IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 32, no. 2, 2, pp. 219-230. https://doi.org/10.1109/TVLSI.2023.3308607","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6200000047683716}],"awards":[{"id":"https://openalex.org/G2030651639","display_name":"Approximate Computing for Power and Energy Optimisation","funder_award_id":"956090","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G4240012236","display_name":"Collaboration In Training and Innovation for Growing, Evolving and Networked Societies","funder_award_id":"945231","funder_id":"https://openalex.org/F4320338337","funder_display_name":"H2020 Marie Sk\u0142odowska-Curie Actions"},{"id":"https://openalex.org/G7075230415","display_name":"Approximate Computing for Power and Energy Optimisation","funder_award_id":"956090","funder_id":"https://openalex.org/F4320338337","funder_display_name":"H2020 Marie Sk\u0142odowska-Curie Actions"},{"id":"https://openalex.org/G8810115010","display_name":"Collaboration In Training and Innovation for Growing, Evolving and Networked Societies","funder_award_id":"945231","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320338337","display_name":"H2020 Marie Sk\u0142odowska-Curie Actions","ror":null}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4389370859.pdf","grobid_xml":"https://content.openalex.org/works/W4389370859.grobid-xml"},"referenced_works_count":53,"referenced_works":["https://openalex.org/W1544760291","https://openalex.org/W1547382623","https://openalex.org/W1590193206","https://openalex.org/W1663286480","https://openalex.org/W1988918651","https://openalex.org/W1994982988","https://openalex.org/W2010468809","https://openalex.org/W2020217519","https://openalex.org/W2022312970","https://openalex.org/W2022823603","https://openalex.org/W2030342536","https://openalex.org/W2038840127","https://openalex.org/W2043318181","https://openalex.org/W2061171222","https://openalex.org/W2086205576","https://openalex.org/W2097666153","https://openalex.org/W2099061921","https://openalex.org/W2103439844","https://openalex.org/W2110254700","https://openalex.org/W2115722171","https://openalex.org/W2119982490","https://openalex.org/W2121269218","https://openalex.org/W2125796871","https://openalex.org/W2128065014","https://openalex.org/W2135818967","https://openalex.org/W2136103183","https://openalex.org/W2138288093","https://openalex.org/W2144790921","https://openalex.org/W2148042901","https://openalex.org/W2149525543","https://openalex.org/W2155118152","https://openalex.org/W2162144289","https://openalex.org/W2178304595","https://openalex.org/W2335234928","https://openalex.org/W2546778863","https://openalex.org/W2762457323","https://openalex.org/W2769218998","https://openalex.org/W2938098574","https://openalex.org/W2943838215","https://openalex.org/W3013273771","https://openalex.org/W3041747627","https://openalex.org/W3113164899","https://openalex.org/W3139678091","https://openalex.org/W3210416036","https://openalex.org/W4225523391","https://openalex.org/W4245081334","https://openalex.org/W4291433199","https://openalex.org/W4298178047","https://openalex.org/W4308083526","https://openalex.org/W4310154675","https://openalex.org/W4310191068","https://openalex.org/W6639150868","https://openalex.org/W6696152683"],"related_works":["https://openalex.org/W4323268213","https://openalex.org/W2101047079","https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W4242128654","https://openalex.org/W2790557758","https://openalex.org/W3170806431","https://openalex.org/W2357289797","https://openalex.org/W2544361057","https://openalex.org/W1824649256"],"abstract_inverted_index":{"The":[0],"design":[1],"of":[2,13,22,36,84,137,143,194],"low-power":[3],"digital":[4],"signal":[5],"processing":[6],"(DSP)":[7],"architectures":[8,46],"have":[9,31,71,95,220],"gained":[10,191],"a":[11,20,50,62,112,169],"lot":[12],"attention":[14],"due":[15,179],"to":[16,99,180,200,243,249,268],"their":[17],"use":[18],"in":[19,123,241],"variety":[21],"smart":[23],"edge":[24],"applications":[25],"and":[26,68,140,205,233],"portable":[27],"devices.":[28],"Recent":[29],"efforts":[30],"focused":[32],"on":[33,228],"the":[34,57,85,92,120,134,141,159,181,190,195,202,207,213],"replacement":[35],"power-hungry":[37],"multipliers":[38],"with":[39,76,103],"various":[40],"approximation":[41],"frameworks":[42],"such":[43],"as":[44],"multiplierless":[45,67,251],"that":[47,94,116,156,222],"require":[48],"only":[49,118],"few":[51,93],"bit-shifts,":[52],"additions":[53],"and/or":[54],"multiplexers":[55],"when":[56,171,223,247,262],"multiplicand":[58],"coefficients":[59,155],"are":[60,110,185],"known":[61],"priori.":[63],"However,":[64],"most":[65,86,138],"existing":[66],"approximation-based":[69],"works":[70],"not":[72,117],"been":[73],"combined":[74],"systematically":[75],"voltage":[77,204,263],"over-scaling":[78],"(VOS),":[79],"which":[80,184],"is":[81,150,173,226,264],"considered":[82],"one":[83],"effective":[87],"power":[88,245],"saving":[89],"approaches,":[90],"while":[91,162,189,253],"tried,":[96],"were":[97],"applied":[98,227],"specific":[100],"case":[101],"studies":[102],"custom":[104],"modifications.":[105],"In":[106],"this":[107],"article,":[108],"we":[109],"proposing":[111],"generic":[113],"optimization":[114],"framework":[115,225],"minimizes":[119],"hardware":[121],"units":[122],"any":[124],"time-multiplexed":[125],"directed":[126],"acyclic":[127],"graph":[128],"(TM-DAG)":[129],"multiplier":[130],"but":[131],"also":[132,163],"allows":[133],"reliable":[135],"completion":[136],"operations":[139],"avoidance":[142],"random":[144,208],"timing":[145,192,209],"errors":[146,210],"under":[147,216],"VOS.":[148],"This":[149],"achieved":[151],"by":[152,187,212,266],"synthesizing":[153],"alternative":[154],"approximate":[157],"well":[158],"original":[160],"ones,":[161],"activating":[164],"shorter":[165],"critical":[166],"paths.":[167],"As":[168],"result":[170],"VOS":[172],"applied,":[174],"minor":[175],"quality":[176],"degradation":[177],"occurs":[178],"coefficient":[182],"approximations":[183],"deterministic":[186],"design,":[188],"slack":[193],"new":[196],"multiplicands":[197],"allow":[198],"us":[199],"reduce":[201],"supply":[203],"circumvent":[206],"induced":[211],"increased":[214],"delay":[215],"iso-frequency/throughput.":[217],"Our":[218],"experiments":[219],"indicated":[221],"our":[224],"fast":[229],"Fourier":[230],"transform":[231,236],"(FFT)":[232],"discrete":[234],"cosine":[235],"(DCT)":[237],"architectures,":[238,252],"it":[239,254],"results":[240],"up":[242,267],"34.07%":[244],"savings,":[246],"compared":[248],"conventional":[250],"induces":[255],"minimal":[256],"signal-to-noise":[257],"ratio":[258],"(SNR)":[259],"degradation,":[260],"even":[261],"reduced":[265],"20%.":[269]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-20T07:56:41.581041","created_date":"2025-10-10T00:00:00"}