{"id":"https://openalex.org/W4385256856","doi":"https://doi.org/10.1109/tvlsi.2023.3294914","title":"An Area/Power-Efficient \u0394\u03a3 Modulator Based on Dynamic-Boost Inverter for Multichannel Sensor Applications","display_name":"An Area/Power-Efficient \u0394\u03a3 Modulator Based on Dynamic-Boost Inverter for Multichannel Sensor Applications","publication_year":2023,"publication_date":"2023-07-25","ids":{"openalex":"https://openalex.org/W4385256856","doi":"https://doi.org/10.1109/tvlsi.2023.3294914"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2023.3294914","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/tvlsi.2023.3294914","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063915807","display_name":"Young\u2010Ha Hwang","orcid":"https://orcid.org/0000-0003-4553-1844"},"institutions":[{"id":"https://openalex.org/I141371507","display_name":"Soongsil University","ror":"https://ror.org/017xnm587","country_code":"KR","type":"education","lineage":["https://openalex.org/I141371507"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Young-Ha Hwang","raw_affiliation_strings":["School of Electronic Engineering and the Department of Intelligent Semiconductors, Soongsil University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0003-4553-1844","affiliations":[{"raw_affiliation_string":"School of Electronic Engineering and the Department of Intelligent Semiconductors, Soongsil University, Seoul, South Korea","institution_ids":["https://openalex.org/I141371507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100384651","display_name":"Jun Wang","orcid":"https://orcid.org/0000-0001-8955-3530"},"institutions":[{"id":"https://openalex.org/I136199984","display_name":"Harvard University","ror":"https://ror.org/03vek6s52","country_code":"US","type":"education","lineage":["https://openalex.org/I136199984"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jun Wang","raw_affiliation_strings":["John A. Paulson School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"John A. Paulson School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, USA","institution_ids":["https://openalex.org/I136199984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008010401","display_name":"Deog\u2010Kyoon Jeong","orcid":"https://orcid.org/0000-0003-0436-703X"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Deog-Kyoon Jeong","raw_affiliation_strings":["Department of Electrical and Computer Engineering and the Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0003-0436-703X","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering and the Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033523410","display_name":"Jun-Eun Park","orcid":"https://orcid.org/0000-0001-6345-7903"},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jun-Eun Park","raw_affiliation_strings":["Department of Electrical and Computer Engineering, College of Information and Communication Engineering, Sungkyunkwan University, Suwon, South Korea"],"raw_orcid":"https://orcid.org/0000-0001-6345-7903","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, College of Information and Communication Engineering, Sungkyunkwan University, Suwon, South Korea","institution_ids":["https://openalex.org/I848706"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5063915807"],"corresponding_institution_ids":["https://openalex.org/I141371507"],"apc_list":null,"apc_paid":null,"fwci":0.4292,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.57019454,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":97},"biblio":{"volume":"31","issue":"9","first_page":"1403","last_page":"1412"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10369","display_name":"Advanced MEMS and NEMS Technologies","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.753631591796875},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.6243190169334412},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.603990912437439},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.5130202174186707},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5118042826652527},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.4701074957847595},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.4650723934173584},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.45459607243537903},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.4402356445789337},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.41395020484924316},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.39902329444885254},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.39445585012435913},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3437280058860779},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.26789233088493347},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.250971257686615},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10927197337150574}],"concepts":[{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.753631591796875},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.6243190169334412},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.603990912437439},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.5130202174186707},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5118042826652527},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.4701074957847595},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.4650723934173584},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.45459607243537903},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.4402356445789337},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.41395020484924316},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.39902329444885254},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.39445585012435913},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3437280058860779},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.26789233088493347},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.250971257686615},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10927197337150574}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2023.3294914","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/tvlsi.2023.3294914","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8299999833106995,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G4623078352","display_name":null,"funder_award_id":"RS-2022-00166342","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"},{"id":"https://openalex.org/G6270379240","display_name":null,"funder_award_id":"RS2022-00144290","funder_id":"https://openalex.org/F4320334879","funder_display_name":"Korea Evaluation Institute of Industrial Technology"}],"funders":[{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"},{"id":"https://openalex.org/F4320334879","display_name":"Korea Evaluation Institute of Industrial Technology","ror":"https://ror.org/03z9cwa38"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W605564925","https://openalex.org/W1985277589","https://openalex.org/W2011898260","https://openalex.org/W2018657325","https://openalex.org/W2065808645","https://openalex.org/W2111222782","https://openalex.org/W2128508216","https://openalex.org/W2159421177","https://openalex.org/W2307196925","https://openalex.org/W2467012384","https://openalex.org/W2522828564","https://openalex.org/W2755652484","https://openalex.org/W2777864162","https://openalex.org/W2801703160","https://openalex.org/W2887277121","https://openalex.org/W2896117359","https://openalex.org/W2911188031","https://openalex.org/W2911331896","https://openalex.org/W2963592132","https://openalex.org/W2997030307","https://openalex.org/W3005737607","https://openalex.org/W3048613771","https://openalex.org/W3126326356","https://openalex.org/W3212822183"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2104885411","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2160067645","https://openalex.org/W2339836056","https://openalex.org/W1811213809"],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"the":[3,27,31,37,40,44,49,74,83,89,95,99,103,108,116,121,128,132,135,142,147,161,164,170,198],"design":[4,91],"of":[5,30,39,63,98,107,120,131,137,153,163,190,206,212,218,228,237,274],"an":[6,187,248,266],"area/":[7],"power-efficient":[8],"discrete-time":[9],"(DT)":[10],"delta-sigma":[11],"(<inline-formula":[12],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[13,178,268],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[14,179,269],"<tex-math":[15,180,270],"notation=\"LaTeX\">$\\Delta":[16],"\\Sigma":[17],"$":[18],"</tex-math></inline-formula>)":[19],"modulator":[20,32,199,245],"suitable":[21],"for":[22,76,79,261],"multichannel":[23],"sensor":[24],"applications.":[25],"First,":[26],"area":[28,62,189],"efficiency":[29,85],"is":[33,55,86,123],"achieved":[34],"by":[35,101,159],"optimizing":[36,102],"size":[38],"sampling":[41],"capacitor":[42],"with":[43,221,265],"compact":[45],"integrators":[46,100,122],"based":[47],"on":[48],"dynamic-boost":[50],"inverter":[51],"(DBI).":[52],"The":[53,172,244],"DBI":[54,133,148],"designed":[56],"to":[57,68,93,127],"have":[58],"a":[59,138,150,194,201,209,216,222,232,241,255,262,278],"small":[60],"active":[61,188],"only":[64],"0.00044":[65],"mm2,":[66],"due":[67,126],"its":[69],"self-bias":[70,143],"scheme":[71,144],"that":[72,146],"eliminates":[73],"need":[75],"additional":[77],"hardware":[78],"biasing":[80],"circuitry.":[81],"Second,":[82],"power":[84,96,223],"improved":[87],"through":[88],"quantitative":[90],"approach":[92],"reduce":[94],"consumption":[97,119],"gain\u2013bandwidth":[104],"product":[105],"(GBW)":[106],"DBI-based":[109],"OTA":[110],"in":[111,169],"each":[112],"integrator.":[113],"In":[114],"addition,":[115],"static":[117],"current":[118],"further":[124],"reduced":[125],"power-saving":[129],"feature":[130],"utilizing":[134],"principle":[136],"composite":[139],"transistor.":[140],"Finally,":[141],"ensures":[145],"maintains":[149,247],"dc":[151],"gain":[152],"44.3":[154],"dB":[155,220,230,239,253,260],"despite":[156],"circuit":[157],"mismatch":[158],"balancing":[160],"currents":[162],"nMOS":[165],"and":[166,215,231,254],"pMOS":[167],"transistors":[168],"DBI.":[171],"prototype":[173],"modulator,":[174],"fabricated":[175],"using":[176],"0.18-<inline-formula":[177],"notation=\"LaTeX\">$\\mu":[181],"\\text{m}$":[182],"</tex-math></inline-formula>":[183,273],"CMOS":[184],"technology,":[185],"occupies":[186],"0.0939":[191],"mm2.":[192],"For":[193],"25-kHz":[195],"bandwidth":[196],"(BW),":[197],"achieves":[200],"peak":[202,210],"signal-to-noise-and-distortion":[203],"ratio":[204,226,235],"(SNDR)":[205],"84.0":[207],"dB,":[208,214],"SNR":[211],"85.1":[213],"DR":[217,256],"87.1":[219],"supply":[224],"rejection":[225,234],"(PSRR)":[227],"56.8":[229],"common-mode":[233],"(CMRR)":[236],"66.1":[238],"at":[240,277],"1.8-V":[242],"supply.":[243,280],"also":[246],"SNDR":[249],"higher":[250,257],"than":[251,258],"82.5":[252],"85.5":[259],"5\u201325-kHz":[263],"BW":[264],"<inline-formula":[267],"notation=\"LaTeX\">${\\mathrm":[271],"{FoM}}_{W}$":[272],"78.4\u2013103.4":[275],"fJ/conversion":[276],"1.5\u20131.8-V":[279]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}