{"id":"https://openalex.org/W4382119953","doi":"https://doi.org/10.1109/tvlsi.2023.3282678","title":"Automated In-Situ Monitoring for Variability-Resilient and Energy-Efficient Digital Circuits Demonstrated on a Viterbi Decoder in 22-nm CMOS","display_name":"Automated In-Situ Monitoring for Variability-Resilient and Energy-Efficient Digital Circuits Demonstrated on a Viterbi Decoder in 22-nm CMOS","publication_year":2023,"publication_date":"2023-06-26","ids":{"openalex":"https://openalex.org/W4382119953","doi":"https://doi.org/10.1109/tvlsi.2023.3282678"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2023.3282678","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3282678","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5092270191","display_name":"Clara Nieto Taladriz","orcid":"https://orcid.org/0000-0001-8873-8314"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Clara Nieto Taladriz","raw_affiliation_strings":["Department of Electrical Engineering (ESAT), Katholieke Universiteit Leuven (KU Leuven), Leuven, Belgium"],"raw_orcid":"https://orcid.org/0000-0001-8873-8314","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering (ESAT), Katholieke Universiteit Leuven (KU Leuven), Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076274517","display_name":"Wim Dehaene","orcid":"https://orcid.org/0000-0002-6792-7965"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Wim Dehaene","raw_affiliation_strings":["Department of Electrical Engineering (ESAT), Katholieke Universiteit Leuven (KU Leuven), Leuven, Belgium"],"raw_orcid":"https://orcid.org/0000-0002-6792-7965","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering (ESAT), Katholieke Universiteit Leuven (KU Leuven), Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I99464096"],"apc_list":null,"apc_paid":null,"fwci":0.2492,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.44899005,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":"31","issue":"9","first_page":"1320","last_page":"1329"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7709025144577026},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.592926025390625},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5694668889045715},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4902234673500061},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4305836260318756},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4282021224498749},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.42222869396209717},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.4121999144554138},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2597310543060303},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24466180801391602},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17425665259361267}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7709025144577026},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.592926025390625},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5694668889045715},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4902234673500061},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4305836260318756},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4282021224498749},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.42222869396209717},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4121999144554138},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2597310543060303},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24466180801391602},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17425665259361267},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2023.3282678","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3282678","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:lirias2repo.kuleuven.be:20.500.12942/721587","is_oa":false,"landing_page_url":"https://lirias.kuleuven.be/handle/20.500.12942/721587","pdf_url":null,"source":{"id":"https://openalex.org/S7407055369","display_name":"Lirias","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Ieee Transactions On Very Large Scale Integration (Vlsi) Systems, vol. 31 (9)","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1911029421","https://openalex.org/W1984996269","https://openalex.org/W2082597509","https://openalex.org/W2093778301","https://openalex.org/W2129267471","https://openalex.org/W2497661072","https://openalex.org/W2761878354","https://openalex.org/W2802288775","https://openalex.org/W2808976322","https://openalex.org/W2899460912","https://openalex.org/W2908635805","https://openalex.org/W2933263187","https://openalex.org/W2944830921","https://openalex.org/W2986931132","https://openalex.org/W2990042152","https://openalex.org/W2997318821","https://openalex.org/W3032957346","https://openalex.org/W3087771103","https://openalex.org/W3114989627","https://openalex.org/W3119669255","https://openalex.org/W3124821958","https://openalex.org/W3197906305","https://openalex.org/W4231450833","https://openalex.org/W4238762952","https://openalex.org/W6640006728"],"related_works":["https://openalex.org/W2070693700","https://openalex.org/W2097839191","https://openalex.org/W2132107645","https://openalex.org/W3200538824","https://openalex.org/W2505126014","https://openalex.org/W2014496217","https://openalex.org/W3007361144","https://openalex.org/W4231098049","https://openalex.org/W2362210492","https://openalex.org/W2144630005"],"abstract_inverted_index":{"The":[0,54,75],"impact":[1],"of":[2,78,83,112,129,139,150],"variability":[3],"in":[4,62],"CMOS":[5,96],"technology":[6],"increases":[7],"with":[8,69,102,124,136],"scaling":[9,158],"and":[10,48,132],"low-voltage":[11],"operation,":[12],"where":[13],"conventional":[14,71,114],"design":[15,21,73,82,116],"flows":[16],"need":[17],"to":[18,23,36,153],"manage":[19],"large":[20],"margins":[22,47],"ensure":[24],"an":[25,60,145],"acceptable":[26],"yield.":[27,53],"In":[28],"this":[29,103],"article,":[30],"we":[31,105],"present":[32],"a":[33,70,94,125,137,154],"novel":[34],"methodology":[35,56,90],"improve":[37],"the":[38,45,50,81,89,113,119],"digital":[39],"circuit\u2019s":[40],"energy":[41,115,120,148],"efficiency":[42,121],"binomial":[43],"eliminating":[44],"unnecessary":[46],"guaranteeing":[49],"same$4\\sigma":[51],"$production":[52],"proposed":[55],"is":[57,80,91],"based":[58],"on":[59,93],"automated":[61],"situ":[63],"error":[64],"prediction":[65],"strategy":[66],"fully":[67],"compatible":[68],"industrial":[72],"flow.":[74],"main":[76],"field":[77],"application":[79],"generic":[84],"DSP":[85],"blocks.":[86],"As":[87],"such,":[88],"demonstrated":[92],"22-nm":[95],"Viterbi":[97],"decoder.":[98],"Results":[99],"show":[100],"that":[101],"methodology,":[104],"can":[106],"safely":[107],"recover":[108],"more":[109],"than":[110],"95%":[111],"margin,":[117,143],"improving":[118],"by":[122],"30%\u201340%":[123],"low":[126],"area":[127],"overhead":[128],"6%.":[130],"Fabricated":[131],"tested":[133],"circuits":[134],"operate":[135],"maximum":[138,147],"16":[140],"mV":[141],"voltage":[142,157],"providing":[144],"additional":[146],"benefit":[149],"55%":[151],"compared":[152],"replica-based":[155],"adaptive":[156],"(AVS)":[159],"system.":[160]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}
