{"id":"https://openalex.org/W4324290984","doi":"https://doi.org/10.1109/tvlsi.2023.3253803","title":"Memory Bandwidth Efficient Design for Super-Resolution Accelerators With Structure Adaptive Fusion and Channel-Aware Addressing","display_name":"Memory Bandwidth Efficient Design for Super-Resolution Accelerators With Structure Adaptive Fusion and Channel-Aware Addressing","publication_year":2023,"publication_date":"2023-03-14","ids":{"openalex":"https://openalex.org/W4324290984","doi":"https://doi.org/10.1109/tvlsi.2023.3253803"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2023.3253803","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3253803","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012118210","display_name":"An-Jung Huang","orcid":"https://orcid.org/0000-0002-9368-9833"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"An-Jung Huang","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025497869","display_name":"Jo-Hsuan Hung","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jo-Hsuan Hung","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067793643","display_name":"Tian\u2010Sheuan Chang","orcid":"https://orcid.org/0000-0002-0561-8745"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tian-Sheuan Chang","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-0561-8745","affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.5318,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.64820921,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":"31","issue":"6","first_page":"802","last_page":"811"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11105","display_name":"Advanced Image Processing Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11105","display_name":"Advanced Image Processing Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11019","display_name":"Image Enhancement Techniques","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7567615509033203},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.6657493114471436},{"id":"https://openalex.org/keywords/fusion","display_name":"Fusion","score":0.5024387836456299},{"id":"https://openalex.org/keywords/feature-extraction","display_name":"Feature extraction","score":0.4566565752029419},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.4279502034187317},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.42550918459892273},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.40206673741340637},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.296359658241272},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2904294729232788},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1515026092529297}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7567615509033203},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.6657493114471436},{"id":"https://openalex.org/C158525013","wikidata":"https://www.wikidata.org/wiki/Q2593739","display_name":"Fusion","level":2,"score":0.5024387836456299},{"id":"https://openalex.org/C52622490","wikidata":"https://www.wikidata.org/wiki/Q1026626","display_name":"Feature extraction","level":2,"score":0.4566565752029419},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.4279502034187317},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.42550918459892273},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.40206673741340637},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.296359658241272},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2904294729232788},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1515026092529297},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2023.3253803","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3253803","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1885185971","https://openalex.org/W2476548250","https://openalex.org/W2503339013","https://openalex.org/W2795024892","https://openalex.org/W2801898794","https://openalex.org/W2804032941","https://openalex.org/W2866634454","https://openalex.org/W2954930822","https://openalex.org/W2963037581","https://openalex.org/W2963372104","https://openalex.org/W2964101377","https://openalex.org/W2976718572","https://openalex.org/W2979042679","https://openalex.org/W2982317364","https://openalex.org/W3043692043","https://openalex.org/W3047237654","https://openalex.org/W3133531783","https://openalex.org/W3133635270","https://openalex.org/W3174885745","https://openalex.org/W4205146836","https://openalex.org/W4249932213","https://openalex.org/W4296354210","https://openalex.org/W4312955127","https://openalex.org/W6751349269","https://openalex.org/W6753074096","https://openalex.org/W6791230884"],"related_works":["https://openalex.org/W2099421762","https://openalex.org/W2530546662","https://openalex.org/W2967030268","https://openalex.org/W2185253430","https://openalex.org/W4210345652","https://openalex.org/W3205103124","https://openalex.org/W1984333081","https://openalex.org/W2090790166","https://openalex.org/W2945063165","https://openalex.org/W2984139344"],"abstract_inverted_index":{"State-of-the-art":[0],"(SOTA)":[1],"super-resolution":[2],"(SR)":[3],"models":[4,23],"can":[5,41,101],"generate":[6],"high-quality":[7],"images.":[8],"However,":[9],"they":[10,40],"require":[11],"a":[12,147],"large":[13],"external":[14],"memory":[15,38,97,130,157],"bandwidth,":[16],"making":[17],"it":[18],"impossible":[19],"to":[20,36,72,92,118,139,154],"implement":[21],"these":[22],"on":[24,44],"hardware.":[25],"Although":[26],"some":[27],"work":[28,43],"has":[29],"presented":[30],"different":[31,104],"kinds":[32],"of":[33,129,163],"layer":[34],"fusion":[35,65,86,142,164],"reduce":[37],"traffic,":[39],"only":[42,49],"simple":[45],"model":[46],"architectures":[47],"and":[48,88,96,152],"consider":[50],"the":[51,57,68,81,85,115,140,160],"feature":[52,69,75],"extraction":[53,70],"part.":[54],"To":[55],"solve":[56],"above":[58],"issues,":[59],"this":[60],"article":[61],"proposes":[62],"structure":[63,83],"adaptive":[64],"(SAF)":[66],"for":[67,114,159],"part":[71,117],"avoid":[73,119],"intermediate":[74],"map":[76],"I/O.":[77],"This":[78],"method":[79],"selects":[80],"repetitive":[82],"as":[84],"unit":[87],"fuses":[89],"multiple":[90],"ones":[91],"meet":[93],"buffer":[94,150],"size":[95,151],"bandwidth":[98,158],"constraints,":[99],"which":[100],"deal":[102],"with":[103],"SR":[105],"models.":[106,137],"In":[107],"addition,":[108],"we":[109],"also":[110],"propose":[111],"channel-aware":[112],"addressing":[113],"upscale":[116],"off-chip":[120],"data":[121],"transfers.":[122],"The":[123],"proposed":[124],"methods":[125],"achieve":[126],"over":[127],"90%":[128],"traffic":[131],"reduction":[132],"in":[133],"all":[134],"tested":[135],"SOTA":[136,141],"Compared":[138],"method,":[143],"our":[144],"approach":[145],"requires":[146],"52%":[148],"smaller":[149],"up":[153],"61%":[155],"lower":[156],"same":[161],"number":[162],"layers.":[165]},"counts_by_year":[{"year":2024,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}