{"id":"https://openalex.org/W4323797080","doi":"https://doi.org/10.1109/tvlsi.2023.3251286","title":"Low-Power Redundant-Transition-Free TSPC Dual-Edge-Triggering Flip-Flop Using Single-Transistor-Clocked Buffer","display_name":"Low-Power Redundant-Transition-Free TSPC Dual-Edge-Triggering Flip-Flop Using Single-Transistor-Clocked Buffer","publication_year":2023,"publication_date":"2023-03-09","ids":{"openalex":"https://openalex.org/W4323797080","doi":"https://doi.org/10.1109/tvlsi.2023.3251286"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2023.3251286","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3251286","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049812964","display_name":"Zisong Wang","orcid":"https://orcid.org/0000-0001-9632-6758"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]},{"id":"https://openalex.org/I4210140243","display_name":"Samueli Institute","ror":"https://ror.org/03teef091","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210140243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zisong Wang","raw_affiliation_strings":["Samueli School of Engineering, University of California, Irvine, CA, USA"],"raw_orcid":"https://orcid.org/0000-0001-9632-6758","affiliations":[{"raw_affiliation_string":"Samueli School of Engineering, University of California, Irvine, CA, USA","institution_ids":["https://openalex.org/I4210140243","https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067203106","display_name":"Peiyi Zhao","orcid":"https://orcid.org/0000-0001-5461-9632"},"institutions":[{"id":"https://openalex.org/I185071736","display_name":"Chapman University","ror":"https://ror.org/0452jzg20","country_code":"US","type":"education","lineage":["https://openalex.org/I185071736"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peiyi Zhao","raw_affiliation_strings":["Fowler School of Engineering, Chapman University, Orange, CA, USA"],"raw_orcid":"https://orcid.org/0000-0001-5461-9632","affiliations":[{"raw_affiliation_string":"Fowler School of Engineering, Chapman University, Orange, CA, USA","institution_ids":["https://openalex.org/I185071736"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090229048","display_name":"Tom Springer","orcid":null},"institutions":[{"id":"https://openalex.org/I185071736","display_name":"Chapman University","ror":"https://ror.org/0452jzg20","country_code":"US","type":"education","lineage":["https://openalex.org/I185071736"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tom Springer","raw_affiliation_strings":["Fowler School of Engineering, Chapman University, Orange, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fowler School of Engineering, Chapman University, Orange, CA, USA","institution_ids":["https://openalex.org/I185071736"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032841546","display_name":"Congyi Zhu","orcid":"https://orcid.org/0000-0002-8799-3257"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Congyi Zhu","raw_affiliation_strings":["School of Electronic Science and Engineering, Nanjing University, Nanjing, China"],"raw_orcid":"https://orcid.org/0000-0002-8799-3257","affiliations":[{"raw_affiliation_string":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061589798","display_name":"Jaccob Mau","orcid":null},"institutions":[{"id":"https://openalex.org/I185071736","display_name":"Chapman University","ror":"https://ror.org/0452jzg20","country_code":"US","type":"education","lineage":["https://openalex.org/I185071736"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jaccob Mau","raw_affiliation_strings":["Fowler School of Engineering, Chapman University, Orange, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fowler School of Engineering, Chapman University, Orange, CA, USA","institution_ids":["https://openalex.org/I185071736"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029748262","display_name":"Andrew Wells","orcid":null},"institutions":[{"id":"https://openalex.org/I185071736","display_name":"Chapman University","ror":"https://ror.org/0452jzg20","country_code":"US","type":"education","lineage":["https://openalex.org/I185071736"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew Wells","raw_affiliation_strings":["Fowler School of Engineering, Chapman University, Orange, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fowler School of Engineering, Chapman University, Orange, CA, USA","institution_ids":["https://openalex.org/I185071736"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070614875","display_name":"Yinshui Xia","orcid":"https://orcid.org/0000-0002-3831-3876"},"institutions":[{"id":"https://openalex.org/I109935558","display_name":"Ningbo University","ror":"https://ror.org/03et85d35","country_code":"CN","type":"education","lineage":["https://openalex.org/I109935558"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yinshui Xia","raw_affiliation_strings":["School of Information Science and Engineering, Ningbo University, Ningbo, China"],"raw_orcid":"https://orcid.org/0000-0002-3831-3876","affiliations":[{"raw_affiliation_string":"School of Information Science and Engineering, Ningbo University, Ningbo, China","institution_ids":["https://openalex.org/I109935558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002732486","display_name":"Lingli Wang","orcid":"https://orcid.org/0000-0002-0579-3527"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lingli Wang","raw_affiliation_strings":["School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.436,"has_fulltext":false,"cited_by_count":28,"citation_normalized_percentile":{"value":0.92991395,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"31","issue":"5","first_page":"706","last_page":"710"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.8860020637512207},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5966039299964905},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5952044129371643},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5684494972229004},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5273918509483337},{"id":"https://openalex.org/keywords/transmission-gate","display_name":"Transmission gate","score":0.4841097593307495},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.41262054443359375},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4101369082927704},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.39081817865371704},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35706624388694763},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32145458459854126},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.2998608648777008},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2943143844604492},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.24150562286376953},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21819624304771423},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19310727715492249},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.16687601804733276}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.8860020637512207},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5966039299964905},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5952044129371643},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5684494972229004},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5273918509483337},{"id":"https://openalex.org/C2780949067","wikidata":"https://www.wikidata.org/wiki/Q1136752","display_name":"Transmission gate","level":4,"score":0.4841097593307495},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.41262054443359375},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4101369082927704},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.39081817865371704},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35706624388694763},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32145458459854126},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.2998608648777008},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2943143844604492},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.24150562286376953},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21819624304771423},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19310727715492249},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.16687601804733276},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2023.3251286","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3251286","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:digitalcommons.chapman.edu:engineering_articles-1175","is_oa":false,"landing_page_url":"https://digitalcommons.chapman.edu/engineering_articles/176","pdf_url":null,"source":{"id":"https://openalex.org/S4377196324","display_name":"Chapman University Digital Commons (Chapman University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I185071736","host_organization_name":"Chapman University","host_organization_lineage":["https://openalex.org/I185071736"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Engineering Faculty Articles and Research","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306846","display_name":"Swanson Family Foundation","ror":null},{"id":"https://openalex.org/F4320310493","display_name":"U.S. Consumer Product Safety Commission","ror":"https://ror.org/00mhxn926"},{"id":"https://openalex.org/F4320311541","display_name":"Chapman University","ror":"https://ror.org/0452jzg20"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1644931186","https://openalex.org/W1987603499","https://openalex.org/W2010994058","https://openalex.org/W2023138935","https://openalex.org/W2039473024","https://openalex.org/W2047694997","https://openalex.org/W2113092930","https://openalex.org/W2118305080","https://openalex.org/W2120044993","https://openalex.org/W2128218350","https://openalex.org/W2142766971","https://openalex.org/W2163198226","https://openalex.org/W2512011691","https://openalex.org/W2755261981","https://openalex.org/W2770869942","https://openalex.org/W2898386872","https://openalex.org/W2964281859","https://openalex.org/W3008279770","https://openalex.org/W3135298190","https://openalex.org/W4237249613","https://openalex.org/W6819126557"],"related_works":["https://openalex.org/W2050324876","https://openalex.org/W2797823235","https://openalex.org/W2981473605","https://openalex.org/W3084052796","https://openalex.org/W2519438976","https://openalex.org/W4313017699","https://openalex.org/W2151908724","https://openalex.org/W2162600354","https://openalex.org/W1808420522","https://openalex.org/W4323797080"],"abstract_inverted_index":{"In":[0],"the":[1,16,47,87,111,116],"modern":[2],"graphics":[3],"processing":[4],"unit":[5],"(GPU)/artificial":[6],"intelligence":[7],"(AI)":[8],"era,":[9],"flip-flop":[10],"(FF)":[11],"has":[12],"become":[13],"one":[14],"of":[15],"most":[17],"power-hungry":[18],"blocks":[19],"in":[20,46,63,71,95],"processors.":[21],"To":[22],"address":[23],"this":[24],"issue,":[25],"a":[26,33,43],"novel":[27],"single-phase-clock":[28],"dual-edge-triggering":[29],"(DET)":[30],"FF":[31],"using":[32],"single-transistor-clocked":[34],"(STC)":[35],"buffer":[36],"(STCB)":[37],"is":[38],"proposed.":[39],"The":[40],"STCB":[41],"uses":[42],"single-clocked":[44],"transistor":[45],"data":[48],"sampling":[49],"path,":[50],"which":[51],"completely":[52],"removes":[53],"clock":[54],"redundant":[55],"transitions":[56],"(RTs)":[57],"and":[58,100,104],"internal":[59],"RTs":[60],"that":[61],"exist":[62],"other":[64],"DET":[65,94],"designs.":[66],"Verified":[67],"by":[68,98],"post-layout":[69],"simulations":[70],"22":[72],"nm":[73],"fully":[74],"depleted":[75],"silicon":[76],"on":[77],"insulator":[78],"(FD-SOI)":[79],"CMOS,":[80],"when":[81],"operating":[82],"at":[83,102],"10%":[84],"switching":[85],"activity,":[86],"proposed":[88],"STC-DET":[89],"outperforms":[90],"prior":[91],"state-of-the-art":[92],"low-power":[93],"power":[96],"consumption":[97],"14%":[99],"9.5%,":[101],"0.4":[103],"0.8":[105],"V,":[106],"respectively.":[107],"It":[108],"also":[109],"achieves":[110],"lowest":[112],"power-delay-product":[113],"(PDP)":[114],"among":[115],"DETs.":[117]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":15},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}