{"id":"https://openalex.org/W4320712921","doi":"https://doi.org/10.1109/tvlsi.2023.3242821","title":"An Improved MOS Self-Biased Ring Amplifier and Modified Auto-Zeroing Scheme","display_name":"An Improved MOS Self-Biased Ring Amplifier and Modified Auto-Zeroing Scheme","publication_year":2023,"publication_date":"2023-02-14","ids":{"openalex":"https://openalex.org/W4320712921","doi":"https://doi.org/10.1109/tvlsi.2023.3242821"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2023.3242821","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3242821","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046386813","display_name":"Kexu Chen","orcid":"https://orcid.org/0000-0003-2174-3375"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Kexu Chen","raw_affiliation_strings":["School of Microelectronics, Xidian University, Xi’an, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100446349","display_name":"Di Li","orcid":"https://orcid.org/0000-0001-6118-7401"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Di Li","raw_affiliation_strings":["School of Microelectronics, Xidian University, Xi’an, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100364589","display_name":"Dongdong Chen","orcid":"https://orcid.org/0000-0002-5065-4374"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dongdong Chen","raw_affiliation_strings":["School of Microelectronics, Xidian University, Xi’an, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101574115","display_name":"Changchun Chai","orcid":"https://orcid.org/0000-0003-0612-7777"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Changchun Chai","raw_affiliation_strings":["School of Microelectronics, Xidian University, Xi’an, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5046386813"],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":1.234,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.76231888,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":"31","issue":"4","first_page":"606","last_page":"610"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.6560127139091492},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.5892215371131897},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5652459859848022},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.5494413375854492},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.4951726496219635},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47169139981269836},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.41598665714263916},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.41197487711906433},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37586328387260437},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.36668872833251953},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.34954944252967834},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26701509952545166},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2288653552532196},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.1738019585609436}],"concepts":[{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.6560127139091492},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.5892215371131897},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5652459859848022},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.5494413375854492},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.4951726496219635},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47169139981269836},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.41598665714263916},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.41197487711906433},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37586328387260437},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.36668872833251953},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.34954944252967834},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26701509952545166},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2288653552532196},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1738019585609436}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2023.3242821","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3242821","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G426303449","display_name":null,"funder_award_id":"62104177","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1648307515","https://openalex.org/W1941414088","https://openalex.org/W2007917581","https://openalex.org/W2043128052","https://openalex.org/W2135751681","https://openalex.org/W2175250124","https://openalex.org/W2180407616","https://openalex.org/W2791238112","https://openalex.org/W2799571454","https://openalex.org/W2903551423","https://openalex.org/W3143984516","https://openalex.org/W4206136496"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2104885411","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2160067645","https://openalex.org/W2339836056","https://openalex.org/W1811213809"],"abstract_inverted_index":{"The":[0,97],"self-biased":[1],"ring":[2,99],"amplifier":[3,100],"(SBRA)":[4],"is":[5,48,71,79,104],"characterized":[6],"by":[7,38],"high":[8],"power":[9],"efficiency":[10],"without":[11],"the":[12,60,82,86,91],"need":[13],"for":[14,50,117],"external":[15],"bias":[16],"and":[17,24,45,88,90,101,110],"good":[18],"stability":[19,87],"when":[20],"process,":[21],"supply":[22],"voltage,":[23,57],"temperature":[25],"(PVT)":[26],"variations":[27],"are":[28],"considered.":[29],"This":[30],"brief":[31],"presents":[32],"an":[33],"improved":[34],"SBRA":[35],"structure":[36],"implemented":[37],"full":[39],"MOS":[40,51],"devices.":[41],"A":[42,76],"cross-coupled":[43],"pMOS":[44],"nMOS":[46],"pair":[47],"used":[49,105],"self-biasing":[52],"to":[53,84],"embed":[54],"a":[55,67,107,118,127],"dead-zone":[56],"which":[58],"reduces":[59],"settling":[61],"time":[62],"of":[63,114],"output.":[64],"In":[65],"addition,":[66],"modified":[68],"auto-zeroing":[69,102],"scheme":[70,103],"proposed":[72,98],"in":[73,81,106],"this":[74],"brief.":[75],"switch-controlled":[77],"path":[78],"introduced":[80],"circuit":[83,109],"improve":[85],"linearity,":[89],"load":[92],"capacitor":[93],"can":[94],"be":[95],"eliminated.":[96],"sample-and-hold":[108],"has":[111],"simulated":[112],"SNR":[113],"68.98":[115],"dB":[116],"Nyquist":[119],"frequency":[120],"input":[121],"sampled":[122],"at":[123],"200":[124],"MS/s":[125],"with":[126],"65-nm":[128],"technology.":[129]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":4}],"updated_date":"2026-03-11T14:59:36.786465","created_date":"2025-10-10T00:00:00"}