{"id":"https://openalex.org/W4320712812","doi":"https://doi.org/10.1109/tvlsi.2023.3242300","title":"High Restore Yield NVSRAM Structures With Dual Complementary RRAM Devices for High-Speed Applications","display_name":"High Restore Yield NVSRAM Structures With Dual Complementary RRAM Devices for High-Speed Applications","publication_year":2023,"publication_date":"2023-02-14","ids":{"openalex":"https://openalex.org/W4320712812","doi":"https://doi.org/10.1109/tvlsi.2023.3242300"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2023.3242300","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3242300","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072637140","display_name":"Zhiting Lin","orcid":"https://orcid.org/0000-0002-3314-1606"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhiting Lin","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101743195","display_name":"Chen Min","orcid":"https://orcid.org/0000-0002-0723-7233"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Min Chen","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019251918","display_name":"Peng Sun","orcid":"https://orcid.org/0000-0002-2831-8665"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peng Sun","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037391840","display_name":"Xiulong Wu","orcid":"https://orcid.org/0000-0002-5012-2570"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiulong Wu","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063284983","display_name":"Qiang Zhao","orcid":"https://orcid.org/0000-0002-0278-5804"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Zhao","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017413053","display_name":"Wenjuan Lu","orcid":"https://orcid.org/0000-0001-6201-8589"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenjuan Lu","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075966974","display_name":"Chunyu Peng","orcid":"https://orcid.org/0000-0003-2408-5048"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chunyu Peng","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5072637140"],"corresponding_institution_ids":["https://openalex.org/I143868143"],"apc_list":null,"apc_paid":null,"fwci":1.2942,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.79241217,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"31","issue":"4","first_page":"522","last_page":"531"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.894615888595581},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8419475555419922},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.5994736552238464},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.5863900780677795},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5654386281967163},{"id":"https://openalex.org/keywords/random-access","display_name":"Random access","score":0.5460938215255737},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4821490943431854},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4597253203392029},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.44098806381225586},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.43629366159439087},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.42517024278640747},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.42253419756889343},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4021850526332855},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.39227545261383057},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.38111382722854614},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34075358510017395},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2261696755886078},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10572445392608643}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.894615888595581},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8419475555419922},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.5994736552238464},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.5863900780677795},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5654386281967163},{"id":"https://openalex.org/C101722063","wikidata":"https://www.wikidata.org/wiki/Q218825","display_name":"Random access","level":2,"score":0.5460938215255737},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4821490943431854},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4597253203392029},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.44098806381225586},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.43629366159439087},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.42517024278640747},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.42253419756889343},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4021850526332855},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.39227545261383057},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.38111382722854614},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34075358510017395},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2261696755886078},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10572445392608643},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2023.3242300","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2023.3242300","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G2970710660","display_name":null,"funder_award_id":"U19A2074","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G5582252795","display_name":null,"funder_award_id":"61934005","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G7486237554","display_name":null,"funder_award_id":"62074001","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G8331222254","display_name":null,"funder_award_id":"2022a05020044","funder_id":"https://openalex.org/F4320336578","funder_display_name":"Anhui Provincial Key Research and Development Plan"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320336578","display_name":"Anhui Provincial Key Research and Development Plan","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1540755418","https://openalex.org/W1971524389","https://openalex.org/W1979144836","https://openalex.org/W2004369723","https://openalex.org/W2010160963","https://openalex.org/W2018111008","https://openalex.org/W2021797032","https://openalex.org/W2023073815","https://openalex.org/W2024335183","https://openalex.org/W2033811947","https://openalex.org/W2329040051","https://openalex.org/W2393540806","https://openalex.org/W2744091295","https://openalex.org/W2772111147","https://openalex.org/W3008387290","https://openalex.org/W4236126228"],"related_works":["https://openalex.org/W2076211355","https://openalex.org/W2007070351","https://openalex.org/W2033811947","https://openalex.org/W2790329865","https://openalex.org/W2183989414","https://openalex.org/W1551399929","https://openalex.org/W2410132916","https://openalex.org/W2162174949","https://openalex.org/W2104937488","https://openalex.org/W2533127403"],"abstract_inverted_index":{"Static":[0],"random":[1,62],"access":[2,63],"memory":[3,64],"(SRAM)":[4],"plays":[5],"a":[6,146,164,169,175],"key":[7],"role":[8],"in":[9,37,95],"the":[10,27,34,38,71,85,89,118,139,156,189],"overall":[11],"performance":[12],"of":[13,17,84,172],"electronic":[14],"systems":[15],"because":[16],"its":[18],"rapid":[19],"data":[20,35],"processing":[21],"and":[22,74,91,111,117,128,144,151,192],"transmission":[23],"speed;":[24],"however,":[25],"when":[26],"system":[28],"power":[29,136],"supply":[30],"is":[31,68,104,121],"cut":[32],"off,":[33],"stored":[36],"nodes":[39],"are":[40,80,148],"lost.":[41],"Thus,":[42],"this":[43],"article":[44],"proposes":[45],"four":[46,140],"nonvolatile":[47],"SRAM":[48],"(NVSRAM)":[49],"cells":[50],"that":[51,70],"use":[52],"unilateral":[53,109,126],"or":[54],"bilateral":[55,115,132],"structures":[56,110,127,141,161],"with":[57,82,183],"dual":[58,157],"complementary":[59,158],"series":[60,159],"resistive":[61],"(RRAM)":[65],"devices.":[66],"It":[67],"found":[69],"read,":[72],"write,":[73],"hold":[75],"static":[76],"noise":[77],"margins":[78],"(HSNMs)":[79],"comparable":[81],"those":[83],"standard":[86],"6T-SRAM.":[87],"Moreover,":[88],"store":[90,101],"restore":[92,119,166,177],"operations":[93],"operate":[94],"parallel":[96],"at":[97,168],"high":[98,165,176],"speed.":[99],"The":[100,134],"operation":[102],"delay":[103,120],"only":[105,122],"6":[106,129],"ns":[107,113,124,130],"for":[108,114,125,131,142],"5":[112],"structures,":[116],"10":[123],"structures.":[133],"maximum":[135],"consumption":[137],"among":[138],"storing":[143],"restoring":[145],"\u201c1\u201d":[147],"1.545":[149],"pJ/bit":[150],"134.5":[152],"fJ/bit,":[153],"respectively.":[154],"Furthermore,":[155],"resistor":[160],"can":[162,179],"achieve":[163],"yield":[167,178],"resistance":[170,185],"ratio":[171],"1.5.":[173],"Therefore,":[174],"be":[180],"achieved":[181],"even":[182],"large":[184],"fluctuations":[186],"caused":[187],"by":[188],"voltage,":[190],"time,":[191],"process.":[193]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":1}],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-10-10T00:00:00"}