{"id":"https://openalex.org/W4312887945","doi":"https://doi.org/10.1109/tvlsi.2022.3229342","title":"A 3.6-GHz Type-II Sampling PLL With a Differential Parallel-Series Double-Edge S-PD Scoring 43.1-fs<sub>RMS</sub>Jitter, \u2212258.7-dB FOM, and \u221275.17-dBc Reference Spur","display_name":"A 3.6-GHz Type-II Sampling PLL With a Differential Parallel-Series Double-Edge S-PD Scoring 43.1-fs<sub>RMS</sub>Jitter, \u2212258.7-dB FOM, and \u221275.17-dBc Reference Spur","publication_year":2022,"publication_date":"2022-12-23","ids":{"openalex":"https://openalex.org/W4312887945","doi":"https://doi.org/10.1109/tvlsi.2022.3229342"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2022.3229342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3229342","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005345072","display_name":"Yunbo Huang","orcid":"https://orcid.org/0000-0002-1355-7583"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I6469544","display_name":"City University of Macau","ror":"https://ror.org/04gpd4q15","country_code":"MO","type":"education","lineage":["https://openalex.org/I6469544"]}],"countries":["MO"],"is_corresponding":true,"raw_author_name":"Yunbo Huang","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed-Signal VLSI and IME/ECE-FST, University of Macau, Macau, China"],"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed-Signal VLSI and IME/ECE-FST, University of Macau, Macau, China","institution_ids":["https://openalex.org/I6469544","https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100706888","display_name":"Yong Chen","orcid":"https://orcid.org/0000-0002-2794-1324"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I6469544","display_name":"City University of Macau","ror":"https://ror.org/04gpd4q15","country_code":"MO","type":"education","lineage":["https://openalex.org/I6469544"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Yong Chen","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed-Signal VLSI and IME/ECE-FST, University of Macau, Macau, China"],"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed-Signal VLSI and IME/ECE-FST, University of Macau, Macau, China","institution_ids":["https://openalex.org/I6469544","https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012729267","display_name":"Bo Zhao","orcid":"https://orcid.org/0009-0007-4859-621X"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bo Zhao","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058845450","display_name":"Pui\u2010In Mak","orcid":"https://orcid.org/0000-0002-3579-8740"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I6469544","display_name":"City University of Macau","ror":"https://ror.org/04gpd4q15","country_code":"MO","type":"education","lineage":["https://openalex.org/I6469544"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Pui-In Mak","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed-Signal VLSI and IME/ECE-FST, University of Macau, Macau, China"],"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed-Signal VLSI and IME/ECE-FST, University of Macau, Macau, China","institution_ids":["https://openalex.org/I6469544","https://openalex.org/I204512498"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106943352","display_name":"Rui P. Martins","orcid":"https://orcid.org/0000-0003-2821-648X"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I6469544","display_name":"City University of Macau","ror":"https://ror.org/04gpd4q15","country_code":"MO","type":"education","lineage":["https://openalex.org/I6469544"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Rui P. Martins","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed-Signal VLSI and IME/ECE-FST, University of Macau, Macau, China"],"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed-Signal VLSI and IME/ECE-FST, University of Macau, Macau, China","institution_ids":["https://openalex.org/I6469544","https://openalex.org/I204512498"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5005345072"],"corresponding_institution_ids":["https://openalex.org/I204512498","https://openalex.org/I6469544"],"apc_list":null,"apc_paid":null,"fwci":1.1045,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.76903416,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":98},"biblio":{"volume":"31","issue":"2","first_page":"188","last_page":"198"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.8599255681037903},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8501245975494385},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6787681579589844},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.6783662438392639},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.6461447477340698},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5352388620376587},{"id":"https://openalex.org/keywords/figure-of-merit","display_name":"Figure of merit","score":0.4265672266483307},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.41413968801498413},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.4136732816696167},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39467114210128784},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.38894370198249817},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3710024356842041},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.3537571430206299},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3328510522842407},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3227742314338684},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1996380090713501},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.19293347001075745},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.19232845306396484}],"concepts":[{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.8599255681037903},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8501245975494385},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6787681579589844},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.6783662438392639},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.6461447477340698},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5352388620376587},{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.4265672266483307},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.41413968801498413},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.4136732816696167},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39467114210128784},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.38894370198249817},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3710024356842041},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.3537571430206299},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3328510522842407},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3227742314338684},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1996380090713501},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19293347001075745},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.19232845306396484}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2022.3229342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3229342","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5699999928474426,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W2295656041","https://openalex.org/W2555194434","https://openalex.org/W2593363175","https://openalex.org/W2746945439","https://openalex.org/W2791440917","https://openalex.org/W2791742617","https://openalex.org/W2803780220","https://openalex.org/W2810113582","https://openalex.org/W2899996489","https://openalex.org/W2911541304","https://openalex.org/W2913416661","https://openalex.org/W2921945517","https://openalex.org/W2922297820","https://openalex.org/W2989866381","https://openalex.org/W2990700108","https://openalex.org/W3000264207","https://openalex.org/W3004354595","https://openalex.org/W3049667933","https://openalex.org/W3091827235","https://openalex.org/W3094095022","https://openalex.org/W3094824205","https://openalex.org/W3094999695","https://openalex.org/W3120784037","https://openalex.org/W3132889034","https://openalex.org/W3134319786","https://openalex.org/W3135554245","https://openalex.org/W3158333615","https://openalex.org/W3159671219","https://openalex.org/W3176167732","https://openalex.org/W3181177329","https://openalex.org/W3183913092","https://openalex.org/W3184426925","https://openalex.org/W3198525795","https://openalex.org/W3198862060","https://openalex.org/W3210840662","https://openalex.org/W3214302083","https://openalex.org/W4205502471","https://openalex.org/W4220669729","https://openalex.org/W4229595843","https://openalex.org/W4285155650","https://openalex.org/W6751375421"],"related_works":["https://openalex.org/W2141726610","https://openalex.org/W2976219355","https://openalex.org/W2061664740","https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2540766993","https://openalex.org/W2089131288","https://openalex.org/W1600405202","https://openalex.org/W2911266525","https://openalex.org/W1486070987"],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"a":[3,16,25,38,50,75],"low-jitter":[4],"and":[5,29,57,98],"low-spur":[6],"type-II":[7],"sampling":[8,20],"phase-locked":[9],"loop":[10],"(S-PLL).":[11],"The":[12,82],"innovative":[13],"introduction":[14],"of":[15,62,79],"differential":[17],"parallel-series":[18],"double-edge":[19],"phase":[21,34],"detector":[22],"(S-PD)":[23],"achieves":[24],"high":[26],"phase-detection":[27],"gain":[28],"reduces":[30],"the":[31,45],"S-PLL":[32,47],"in-band":[33],"noise":[35],"(PN).":[36],"Incorporating":[37],"transformer-based":[39],"harmonic-rich":[40],"shaping":[41],"voltage-controlled":[42],"oscillator":[43],"(VCO),":[44],"proposed":[46],"prototyped":[48],"in":[49],"65-nm":[51],"CMOS,":[52],"operates":[53],"at":[54,90,101],"3.6":[55],"GHz":[56],"scores":[58],"an":[59],"integrated":[60,65],"jitter":[61],"43.1":[63],"fsrms":[64],"from":[66],"1":[67],"kHz":[68],"to":[69],"100":[70],"MHz,":[71],"it":[72],"also":[73],"exhibits":[74],"jitter-power":[76],"figure-of-merit":[77],"(FOM)":[78],"\u2212258.7":[80],"dB.":[81],"measured":[83],"reference":[84],"(REF)":[85],"spur":[86],"is":[87],"\u221280.34":[88],"dBc":[89,100],"<inline-formula":[91,102],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[92,103],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[93,104],"<tex-math":[94,105],"notation=\"LaTeX\">$f_{\\mathrm":[95],"{REF}}$":[96,107],"</tex-math></inline-formula>":[97,108],"\u221275.17":[99],"notation=\"LaTeX\">$2f_{\\mathrm":[106],",":[109],"respectively.":[110]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":3}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}