{"id":"https://openalex.org/W4313250963","doi":"https://doi.org/10.1109/tvlsi.2022.3224137","title":"Reliability Evaluation and Fault Tolerance Design for FPGA Implemented Reed Solomon (RS) Erasure Decoders","display_name":"Reliability Evaluation and Fault Tolerance Design for FPGA Implemented Reed Solomon (RS) Erasure Decoders","publication_year":2022,"publication_date":"2022-12-02","ids":{"openalex":"https://openalex.org/W4313250963","doi":"https://doi.org/10.1109/tvlsi.2022.3224137"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2022.3224137","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3224137","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://oa.upm.es/76677/3/ReliabilityandProtection_R1--PRV.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086818582","display_name":"Zhen Gao","orcid":"https://orcid.org/0000-0001-9887-1418"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhen Gao","raw_affiliation_strings":["School of Electrical and Information Engineering, Tianjin International Engineering Institute and School of Microelectronics, respectively, Tianjin University, Tianjin, China"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Information Engineering, Tianjin International Engineering Institute and School of Microelectronics, respectively, Tianjin University, Tianjin, China","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101192429","display_name":"Jinchang Shi","orcid":null},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinchang Shi","raw_affiliation_strings":["School of Electrical and Information Engineering, Tianjin International Engineering Institute and School of Microelectronics, respectively, Tianjin University, Tianjin, China"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Information Engineering, Tianjin International Engineering Institute and School of Microelectronics, respectively, Tianjin University, Tianjin, China","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100409523","display_name":"Qiang Liu","orcid":"https://orcid.org/0000-0003-1375-0508"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Liu","raw_affiliation_strings":["School of Electrical and Information Engineering, Tianjin International Engineering Institute and School of Microelectronics, respectively, Tianjin University, Tianjin, China"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Information Engineering, Tianjin International Engineering Institute and School of Microelectronics, respectively, Tianjin University, Tianjin, China","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042340641","display_name":"Anees Ullah","orcid":"https://orcid.org/0000-0002-4770-4967"},"institutions":[{"id":"https://openalex.org/I90610274","display_name":"University of Engineering and Technology Peshawar","ror":"https://ror.org/00p034093","country_code":"PK","type":"education","lineage":["https://openalex.org/I90610274"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Anees Ullah","raw_affiliation_strings":["Department of Electronics Engineering, University of Engineering and Technology, Peshawar, Abbottabad, Pakistan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, University of Engineering and Technology, Peshawar, Abbottabad, Pakistan","institution_ids":["https://openalex.org/I90610274"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080322790","display_name":"Pedro Reviriego","orcid":"https://orcid.org/0000-0003-2540-5234"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Pedro Reviriego","raw_affiliation_strings":["Departamento de Ingener&#x00ED;a de Sistemas Telem&#x00E1;ticos, Universidad Polit&#x00E9;cnica de Madrid, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Departamento de Ingener&#x00ED;a de Sistemas Telem&#x00E1;ticos, Universidad Polit&#x00E9;cnica de Madrid, Madrid, Spain","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5086818582"],"corresponding_institution_ids":["https://openalex.org/I162868743"],"apc_list":null,"apc_paid":null,"fwci":0.4282,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.65279028,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":"31","issue":"1","first_page":"142","last_page":"146"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.7947531342506409},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7078040838241577},{"id":"https://openalex.org/keywords/checksum","display_name":"Checksum","score":0.6646967530250549},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6542003154754639},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5614334344863892},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.5268688797950745},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5091084837913513},{"id":"https://openalex.org/keywords/erasure","display_name":"Erasure","score":0.4903581142425537},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.45933806896209717},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.45307114720344543},{"id":"https://openalex.org/keywords/soft-decision-decoder","display_name":"Soft-decision decoder","score":0.42743220925331116},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4007960855960846},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3803778886795044},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3543737232685089},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2506696283817291},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15985947847366333},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.08708161115646362}],"concepts":[{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.7947531342506409},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7078040838241577},{"id":"https://openalex.org/C162372511","wikidata":"https://www.wikidata.org/wiki/Q218341","display_name":"Checksum","level":2,"score":0.6646967530250549},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6542003154754639},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5614334344863892},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.5268688797950745},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5091084837913513},{"id":"https://openalex.org/C2778790127","wikidata":"https://www.wikidata.org/wiki/Q484885","display_name":"Erasure","level":2,"score":0.4903581142425537},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.45933806896209717},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.45307114720344543},{"id":"https://openalex.org/C185588885","wikidata":"https://www.wikidata.org/wiki/Q7553811","display_name":"Soft-decision decoder","level":3,"score":0.42743220925331116},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4007960855960846},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3803778886795044},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3543737232685089},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2506696283817291},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15985947847366333},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.08708161115646362},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2022.3224137","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3224137","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:oa.upm.es:76677","is_oa":true,"landing_page_url":"https://oa.upm.es/76677/","pdf_url":"https://oa.upm.es/76677/3/ReliabilityandProtection_R1--PRV.pdf","source":{"id":"https://openalex.org/S4377196323","display_name":"UPM Digital Archive (Technical University of Madrid)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I88060688","host_organization_name":"Universidad Polit\u00e9cnica de Madrid","host_organization_lineage":["https://openalex.org/I88060688"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2023, Vol. 31, No. 1","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:oa.upm.es:76677","is_oa":true,"landing_page_url":"https://oa.upm.es/76677/","pdf_url":"https://oa.upm.es/76677/3/ReliabilityandProtection_R1--PRV.pdf","source":{"id":"https://openalex.org/S4377196323","display_name":"UPM Digital Archive (Technical University of Madrid)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I88060688","host_organization_name":"Universidad Polit\u00e9cnica de Madrid","host_organization_lineage":["https://openalex.org/I88060688"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2023, Vol. 31, No. 1","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G24111466","display_name":null,"funder_award_id":"PID2019-104207RB-I00","funder_id":"https://openalex.org/F4320335598","funder_display_name":"Agencia Estatal de Investigaci\u00f3n"},{"id":"https://openalex.org/G4450569846","display_name":null,"funder_award_id":"62171313","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G8412017094","display_name":null,"funder_award_id":"61974102","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335598","display_name":"Agencia Estatal de Investigaci\u00f3n","ror":null}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4313250963.pdf","grobid_xml":"https://content.openalex.org/works/W4313250963.grobid-xml"},"referenced_works_count":16,"referenced_works":["https://openalex.org/W2020731716","https://openalex.org/W2049979688","https://openalex.org/W2127908002","https://openalex.org/W2129166980","https://openalex.org/W2135870687","https://openalex.org/W2136001068","https://openalex.org/W2143701561","https://openalex.org/W2475646144","https://openalex.org/W2519411575","https://openalex.org/W2623401261","https://openalex.org/W2794358169","https://openalex.org/W2804753977","https://openalex.org/W2906715673","https://openalex.org/W3147637518","https://openalex.org/W4254859371","https://openalex.org/W4300835888"],"related_works":["https://openalex.org/W2996823862","https://openalex.org/W2076955741","https://openalex.org/W2137224062","https://openalex.org/W1988533417","https://openalex.org/W4313250963","https://openalex.org/W2128688320","https://openalex.org/W3093556204","https://openalex.org/W3096966802","https://openalex.org/W2601634806","https://openalex.org/W4234305809"],"abstract_inverted_index":{"Reed\u2013Solomon":[0],"erasure":[1],"codes":[2],"(RS-ECs)":[3],"are":[4,84],"widely":[5],"applied":[6],"in":[7,24],"storage":[8],"and":[9,187],"packet":[10],"communication":[11],"systems":[12],"to":[13,54,147,152,169],"recover":[14],"erasures.":[15],"When":[16],"implemented":[17,50],"on":[18,51,56,64,113,121,171],"a":[19,25,124,141,180],"field-programmable":[20],"gate":[21],"array":[22],"(FPGA)":[23],"space":[26],"platform,":[27],"the":[28,44,57,72,93,98,105,133,136,149,154,161,164,172,177,188,203],"RS-EC":[29,48,137,167],"decoder":[30,49,94,151,168],"will":[31],"suffer":[32],"single":[33],"event":[34],"upsets":[35],"(SEUs)":[36],"that":[37,71,160,201],"can":[38,89,116],"cause":[39,117],"failures.":[40],"In":[41,108,139],"this":[42],"brief,":[43],"reliability":[45,73,162],"of":[46,79,101,135,163,179,202],"an":[47,52],"FPGA":[53],"errors":[55],"configuration":[58,173],"memory":[59,174],"is":[60,74,130,145,175,191],"first":[61],"studied":[62],"based":[63],"hardware":[65],"SEU":[66],"injection":[67],"experiments.":[68],"We":[69],"found":[70],"lower":[75],"for":[76,97,132],"larger":[77],"number":[78,100],"erased":[80,102],"symbols,":[81],"but":[82],"there":[83],"still":[85],"about":[86,193],"85%":[87],"SEUs":[88,112,170],"be":[90],"tolerated":[91],"by":[92],"itself":[95],"even":[96],"maximum":[99],"symbols":[103],"within":[104],"recovery":[106],"capability.":[107],"addition,":[109],"around":[110],"10%\u201325%":[111],"critical":[114],"bits":[115],"system":[118],"exceptions.":[119],"Based":[120],"these":[122],"results,":[123],"duplication":[125],"with":[126],"comparison":[127],"(DWC)":[128],"scheme":[129],"proposed":[131,146],"protection":[134],"decoder.":[138,205],"particular,":[140],"checksum":[142],"parity-based":[143],"approach":[144],"detect":[148],"faulty":[150],"reduce":[153],"computation":[155],"overhead.":[156],"Experimental":[157],"results":[158],"show":[159],"DWC":[165],"protected":[166],"almost":[176],"same":[178],"traditional":[181],"triple":[182],"modular":[183],"redundancy":[184],"(TMR)":[185],"protection,":[186],"resource":[189],"usage":[190],"only":[192],"<inline-formula":[194],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[195],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[196],"<tex-math":[197],"notation=\"LaTeX\">$2.15\\times":[198],"$":[199],"</tex-math></inline-formula>":[200],"unprotected":[204]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}