{"id":"https://openalex.org/W4296704807","doi":"https://doi.org/10.1109/tvlsi.2022.3203583","title":"Compute-in-Memory Technologies and Architectures for Deep Learning Workloads","display_name":"Compute-in-Memory Technologies and Architectures for Deep Learning Workloads","publication_year":2022,"publication_date":"2022-09-21","ids":{"openalex":"https://openalex.org/W4296704807","doi":"https://doi.org/10.1109/tvlsi.2022.3203583"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2022.3203583","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3203583","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042118220","display_name":"Mustafa Ali","orcid":"https://orcid.org/0000-0002-4452-6464"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mustafa Ali","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"raw_orcid":"https://orcid.org/0000-0002-4452-6464","affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083686495","display_name":"Sourjya Roy","orcid":"https://orcid.org/0000-0002-6864-7738"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sourjya Roy","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"raw_orcid":"https://orcid.org/0000-0002-6864-7738","affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114858941","display_name":"Utkarsh Saxena","orcid":"https://orcid.org/0009-0007-0042-2413"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Utkarsh Saxena","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031858360","display_name":"T. P. Sharma","orcid":"https://orcid.org/0000-0001-8307-5785"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tanvi Sharma","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"raw_orcid":"https://orcid.org/0000-0001-8307-5785","affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065766721","display_name":"Anand Raghunathan","orcid":"https://orcid.org/0000-0002-4624-564X"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anand Raghunathan","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031161187","display_name":"Kaushik Roy","orcid":"https://orcid.org/0000-0002-0735-9695"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kaushik Roy","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"raw_orcid":"https://orcid.org/0000-0002-0735-9695","affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.5085,"has_fulltext":false,"cited_by_count":43,"citation_normalized_percentile":{"value":0.93403777,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":100},"biblio":{"volume":"30","issue":"11","first_page":"1615","last_page":"1630"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8200636506080627},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6621565222740173},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.6283811330795288},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5581659078598022},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.5549203753471375},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5244127511978149},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5107989311218262},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.4943516254425049},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.4894977807998657},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.46283698081970215},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4213676452636719},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4191686511039734},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4151310920715332},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4133296012878418},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40204817056655884},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3795962333679199},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.3774452209472656},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.31990373134613037},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29377734661102295},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15855085849761963},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.12400856614112854}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8200636506080627},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6621565222740173},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.6283811330795288},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5581659078598022},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.5549203753471375},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5244127511978149},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5107989311218262},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.4943516254425049},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.4894977807998657},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.46283698081970215},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4213676452636719},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4191686511039734},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4151310920715332},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4133296012878418},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40204817056655884},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3795962333679199},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.3774452209472656},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.31990373134613037},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29377734661102295},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15855085849761963},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.12400856614112854},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.0},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.0},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2022.3203583","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2022.3203583","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8799999952316284,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":111,"referenced_works":["https://openalex.org/W1645800954","https://openalex.org/W1686810756","https://openalex.org/W1901129140","https://openalex.org/W1979534490","https://openalex.org/W1981220134","https://openalex.org/W1982685588","https://openalex.org/W2004823737","https://openalex.org/W2019608217","https://openalex.org/W2102397476","https://openalex.org/W2112388836","https://openalex.org/W2194775991","https://openalex.org/W2288365131","https://openalex.org/W2300242332","https://openalex.org/W2328430807","https://openalex.org/W2469490737","https://openalex.org/W2487018225","https://openalex.org/W2508602506","https://openalex.org/W2518281301","https://openalex.org/W2526202524","https://openalex.org/W2606722458","https://openalex.org/W2613989746","https://openalex.org/W2618530766","https://openalex.org/W2765234579","https://openalex.org/W2769164087","https://openalex.org/W2769433089","https://openalex.org/W2775637085","https://openalex.org/W2775771159","https://openalex.org/W2778345336","https://openalex.org/W2782046614","https://openalex.org/W2787453651","https://openalex.org/W2798724095","https://openalex.org/W2801000640","https://openalex.org/W2887447938","https://openalex.org/W2888888896","https://openalex.org/W2889005033","https://openalex.org/W2890917406","https://openalex.org/W2899641901","https://openalex.org/W2906043559","https://openalex.org/W2913104037","https://openalex.org/W2948661249","https://openalex.org/W2954115294","https://openalex.org/W2963037989","https://openalex.org/W2964176059","https://openalex.org/W2966878541","https://openalex.org/W2969812992","https://openalex.org/W2979719709","https://openalex.org/W2980688670","https://openalex.org/W2983353765","https://openalex.org/W2990591126","https://openalex.org/W3007283957","https://openalex.org/W3015205410","https://openalex.org/W3015655039","https://openalex.org/W3016014942","https://openalex.org/W3016765354","https://openalex.org/W3021402773","https://openalex.org/W3023109978","https://openalex.org/W3031771821","https://openalex.org/W3035644810","https://openalex.org/W3042468132","https://openalex.org/W3043023836","https://openalex.org/W3047826181","https://openalex.org/W3048581975","https://openalex.org/W3091835145","https://openalex.org/W3092032880","https://openalex.org/W3092137903","https://openalex.org/W3093933627","https://openalex.org/W3100710793","https://openalex.org/W3101272433","https://openalex.org/W3104353813","https://openalex.org/W3106392217","https://openalex.org/W3106780185","https://openalex.org/W3107913576","https://openalex.org/W3111375540","https://openalex.org/W3112860454","https://openalex.org/W3137147200","https://openalex.org/W3155004489","https://openalex.org/W3155243801","https://openalex.org/W3155456425","https://openalex.org/W3161604716","https://openalex.org/W3161867321","https://openalex.org/W3174027993","https://openalex.org/W3174782885","https://openalex.org/W3176381399","https://openalex.org/W3177338016","https://openalex.org/W3185449816","https://openalex.org/W3187831751","https://openalex.org/W3190456202","https://openalex.org/W3197271168","https://openalex.org/W3210580311","https://openalex.org/W3211525823","https://openalex.org/W3214176793","https://openalex.org/W4200209146","https://openalex.org/W4225489374","https://openalex.org/W4236788275","https://openalex.org/W4238614602","https://openalex.org/W4239722617","https://openalex.org/W4245698512","https://openalex.org/W4245731639","https://openalex.org/W4246587277","https://openalex.org/W4280578694","https://openalex.org/W4288108708","https://openalex.org/W4288335415","https://openalex.org/W6739901393","https://openalex.org/W6753770798","https://openalex.org/W6763240563","https://openalex.org/W6765699451","https://openalex.org/W6767707592","https://openalex.org/W6782262041","https://openalex.org/W6791940793","https://openalex.org/W6797015341","https://openalex.org/W6945266162"],"related_works":["https://openalex.org/W4242495027","https://openalex.org/W3048967625","https://openalex.org/W3214959647","https://openalex.org/W2296275612","https://openalex.org/W3021597805","https://openalex.org/W4248614727","https://openalex.org/W2354036839","https://openalex.org/W2753615087","https://openalex.org/W1554378476","https://openalex.org/W2564569739"],"abstract_inverted_index":{"The":[0,46],"use":[1],"of":[2,62,106,123,193,200],"deep":[3],"learning":[4],"(DL)":[5],"to":[6,25,68,76,119,138,142,148,166,173,226],"real-world":[7],"applications,":[8],"such":[9,88],"as":[10,89,167],"computer":[11],"vision,":[12],"speech":[13],"recognition,":[14],"and":[15,32,34,51,98,127,133,178,183,204,219],"robotics,":[16],"has":[17,38,170],"become":[18],"ubiquitous.":[19],"This":[20,160],"can":[21],"be":[22],"largely":[23],"attributed":[24],"a":[26,74],"virtuous":[27],"cycle":[28],"between":[29,125],"algorithms,":[30],"data":[31,124],"computing,":[33],"storage":[35],"capacity,":[36],"which":[37,114,162],"driven":[39],"rapid":[40],"advances":[41],"in":[42,240],"all":[43],"these":[44],"dimensions.":[45],"ever-increasing":[47],"demand":[48],"for":[49],"computation":[50],"memory":[52,112,126,152,158,176,202,208],"from":[53,65,116],"DL":[54,229,242],"workloads":[55],"presents":[56],"challenges":[57,235],"across":[58],"the":[59,69,85,110,117,151,171,175,201,234],"entire":[60],"spectrum":[61],"computing":[63],"platforms,":[64],"edge":[66],"devices":[67],"cloud.":[70],"Hence,":[71],"there":[72],"is":[73,109,141,163],"need":[75,118],"explore":[77],"new":[78],"hardware":[79],"paradigms":[80],"that":[81],"go":[82],"well":[83],"beyond":[84],"current":[86,107],"mainstays":[87],"graphical":[90],"processing":[91,95,100],"units":[92,96,101],"(GPUs),":[93],"tensor":[94],"(TPUs),":[97],"neural":[99],"(NPUs).":[102],"A":[103],"key":[104],"bottleneck":[105],"platforms":[108],"so-called":[111],"wall,":[113,177],"arises":[115],"move":[120,143],"large":[121],"amounts":[122],"compute":[128],"units,":[129],"expending":[130],"considerable":[131],"time":[132],"energy.":[134],"One":[135],"promising":[136],"solution":[137],"this":[139,187],"challenge":[140],"some":[144],"computations":[145],"either":[146],"closer":[147],"memory,":[149],"within":[150,156],"subsystem,":[153],"or":[154],"even":[155],"individual":[157],"arrays.":[159],"approach,":[161],"broadly":[164],"referred":[165],"compute-in-memory":[168],"(CiM),":[169],"potential":[172],"break":[174],"thereby":[179],"greatly":[180],"improve":[181],"speed":[182],"power":[184],"consumption.":[185],"In":[186],"article,":[188],"we":[189,232],"provide":[190],"an":[191],"overview":[192],"CiM":[194,239],"techniques":[195],"used":[196],"at":[197],"different":[198,207],"levels":[199],"hierarchy":[203],"based":[205],"on":[206],"technologies,":[209],"including":[210],"static":[211],"random":[212],"access":[213],"memories":[214,217],"(SRAMs),":[215],"nonvolatile":[216],"(NVMs),":[218],"DRAMs.":[220],"We":[221],"also":[222],"discuss":[223,233],"architectural":[224],"approaches":[225],"designing":[227],"CiM-based":[228],"accelerators.":[230,243],"Finally,":[231],"associated":[236],"with":[237],"adopting":[238],"future":[241]},"counts_by_year":[{"year":2026,"cited_by_count":5},{"year":2025,"cited_by_count":21},{"year":2024,"cited_by_count":13},{"year":2023,"cited_by_count":4}],"updated_date":"2026-06-19T17:40:00.097472","created_date":"2025-10-10T00:00:00"}